# EFM32PG28 Gecko Family Data Sheet

The EFM32PG28 Gecko family of microcontrollers is part of the Series 2 Gecko portfolio. EFM32PG28 Gecko MCUs are ideal for enabling energy-friendly embedded applications.

The highly efficient solution contains a 80 MHz Cortex-M33 with rich analog and communication peripherals to provide an industry-leading, energy efficient MCU for consumer and industrial applications.

Gecko applications include:

- Metering
- Industrial Automation
- Appliances
- Portable Medical Devices

KEY FEATURES

- 32-bit ARM® Cortex®-M33 core with 80 MHz maximum operating frequency
- Up to 1024 kB of flash and 256 kB of RAM
- Robust peripheral set and up to 51 GPIO
- Low energy operation
  - 26 uA/MHz (EM0)
  - 1.1 uA sleep (EM2)
- 16-channel ADC with options for 12, 16, or 20-bit resolution
- Best-in-class security with Secure Vault™
- AI/ML Hardware Accelerator

1. Feature List

The EFM32PG28 highlighted features are listed below.

- **Low Power System-on-Chip**
  - High Performance 32-bit 80 MHz ARM Cortex®-M33 with DSP instruction and floating-point unit for efficient signal processing
  - Up to 1024 kB flash program memory
  - Up to 256 kB RAM data memory
- **Low Energy Consumption**
  - 26 µA/MHz in Active Mode (EM0) at 80 MHz
  - 2.6 µA EM2 DeepSleep current (256 kB RAM retention and RTC running from LFXO)
  - 1.1 µA EM2 DeepSleep current (16 kB RAM retention and RTC running from LFRCO)
- **Secure Vault**
  - Hardware Cryptographic Acceleration for AES128/192/256, ChaCha20-Poly1305, SHA-1, SHA-2/256/384/512, ECDSA +ECDH(P-192, P-256, P-384, P-521), Ed25519 and Curve25519, J-PAKE, PBKDF2
  - True Random Number Generator (TRNG)
  - ARM® TrustZone®
  - Secure Boot (Root of Trust Secure Loader)
  - Secure Debug Unlock
  - DPA Countermeasures
  - Secure Key Management with PUF
  - Anti-Tamper
  - Secure Attestation
- **Wide Operating Range**
  - 1.71 V to 3.8 V single power supply
  - -40 °C to 125 °C

- **Wide selection of MCU peripherals**
  - Analog to Digital Converter (IADC) with flexible performance
    - 12, 16, or 20-bit output
    - High Speed Mode[*] up to 2 Msps
    - High Accuracy Mode[*] up to 16 bits ENOB at 3.8 ksps
  - 2 × Analog Comparator (ACMP)
  - 2-Channel Digital to Analog Converter (VDAC)
  - Low-Energy Sensor Interface (LESENSE)
  - Up to 51 General Purpose I/O pins with output state retention and asynchronous interrupts
  - 8 Channel DMA Controller
  - 12 Channel Peripheral Reflex System (PRS)
  - 4× 16-bit Timer/Counter with 3 Compare/Capture/PWM channels
  - 1× 32-bit Timer/Counter with 3 Compare/Capture/PWM channels
  - 32-bit Real Time Counter
  - 24-bit Low Energy Timer for waveform generation
  - 16-bit Pulse Counter with asynchronous operation (PCNT)
  - 2× Watchdog Timer
  - 3× Enhanced Universal Synchronous/Asynchronous Receiver/Transmitter (EUSART)
  - 1× Universal Synchronous/Asynchronous Receiver/Transmitter (UART/SPI/SmartCard (ISO 7816)/IrDA/I^{2}S)
  - 2× I^{2}C interface with SMBus support
  - Integrated Low-Energy LCD Controller supporting up to 192 segments
  - Keypad scanner supporting up to 6×8 matrix (KEYSCAN)
  - Die temperature sensor with typical +/-1.5 °C accuracy across temperature range
- **Packages**
  - **QFN68** 8 mm × 8 mm × 0.85 mm

[*] IADC High Speed and High Accuracy modes available only on select part numbers. All devices support "Normal" operation mode with speeds up to 1 Msps.

2. Ordering Information

Table 2.1. Ordering Information

Ordering Code	Flash (kB)	RAM (kB)	Secure Vault	GPIO	LCD	IADC High-Speed / High-Accuracy	Matrix Vector Process-or	Package / Pinout	Temp Range
EFM32PG28B310F1024IM68-A	1024	256	High	51	Yes	Yes	Yes	QFN68	-40 to 125 °C
EFM32PG28B300F512IM68-A	512	128	High	51	Yes	Yes	No	QFN68	-40 to 125 °C
EFM32PG28B210F1024IM68-A	1024	256	High	51	Yes	No	Yes	QFN68	-40 to 125 °C
EFM32PG28B200F512IM68-A	512	128	High	51	Yes	No	No	QFN68	-40 to 125 °C

EFM32PG28 B 310 F 1024 I M 68-A R

Product Family ─┘
Security ──────────┘
Features ────────────┘
Memory ───────────────┘
Size ──────────────────┘
Temperature Grade ──────────┘
Package ──────────────────┘
Pins ─────────────────────┘
Revision ──────────────────────┘
Tape & Reel ─────────────────────────┘

Field	Options
Product Family	• **EFM32PG28**: Gecko 28 Family
Security	• **B**: Secure Vault High

Features [f1][f2][f3]	• f1
	   • **3**: IADC supports High Speed, High Accuracy, and Normal modes
	   • **2**: IADC supports Normal mode only
	• f2
	   • **1**: Matrix Vector Processor (MVP) Included
	   • **0**: No MVP Included
	• f3
	   • **0**: Unused

Memory	• **F**: Flash
Size	• **Memory Size** in kBytes
Temperature Grade	• **G**: -40 to +85 °C • **I**: -40 to +125 °C
Package	• **M**: QFN
Pins	• **Number of Package Pins**
Revision	• **A**: Revision A
Tape & Reel	• **R**: Tape & Reel (optional)

Figure 2.1. Ordering Code Key

Table of Contents

3. System Overview

3.1 Introduction

The EFM32PG28 Gecko product family is well suited for any battery operated application as well as other systems requiring high performance and low energy consumption. This section gives a short introduction to the MCU system. The detailed functional description can be found in the EFM32PG23 Reference Manual.

A block diagram of the EFM32PG28 family is shown in Figure 3.1 Detailed EFM32PG28 Block Diagram on page 8. The diagram shows a superset of features available on the family, which vary by OPN. For more information about specific device features, consult Ordering Information.

Figure 3.1. Detailed EFM32PG28 Block Diagram

3.2 General Purpose Input/Output (GPIO)

EFM32PG28 has up to 51 General Purpose Input/Output pins. Each GPIO pin can be individually configured as either an output or input. More advanced configurations including open-drain, open-source, and glitch-filtering can be configured for each individual GPIO pin. The GPIO pins can be overridden by peripheral connections, like SPI communication. Each peripheral connection can be routed to several GPIO pins on the device. The input value of a GPIO pin can be routed through the Peripheral Reflex System to other peripherals. The GPIO subsystem supports asynchronous external pin interrupts.

All of the pins on ports A and port B are EM2 capable. These pins may be used by Low-Energy peripherals in EM2/3 and may also be used as EM2/3 pin wake-ups. Pins on ports C and D are latched/retained in their current state when entering EM2 until EM2 exit upon which internal peripherals could once again drive those pads.

A few GPIOs also have EM4 wake functionality. These pins are listed in the Alternate Function Table.

3.3 Keypad Scanner (KEYSCAN)

A low-energy keypad scanner (KEYSCAN) is included, which can scan up to a 6 x 8 matrix of keyboard switches. The KEYSCAN peripheral contains logic for debounce and settling time, allowing it to scan through the switch matrix autonomously in EM0 and EM1, and interrupt the processor when a key press is detected. A wake-on-keypress feature is also supported, allowing for the detection of any key press down to EM3.

3.4 Clocking

3.4.1 Clock Management Unit (CMU)

The Clock Management Unit controls oscillators and clocks in the EFM32PG28. Individual enabling and disabling of clocks to all peripheral modules is performed by the CMU. The CMU also controls enabling and configuration of the oscillators. A high degree of flexibility allows software to optimize energy consumption in any specific application by minimizing power dissipation in unused peripherals and oscillators.

3.4.2 Internal and External Oscillators

The EFM32PG28 supports two crystal oscillators and fully integrates four RC oscillators, listed below.

*   A high frequency crystal oscillator (HFXO) with integrated load capacitors, tunable in small steps, provides a precise timing reference for the MCU. The HFXO can also support an external clock source such as a TCXO for applications that require an extremely accurate clock frequency over temperature.
*   A 32.768 kHz crystal oscillator (LFXO) provides an accurate timing reference for low energy modes.
*   An integrated high frequency RC oscillator (HFRCO) is available for the MCU system, when crystal accuracy is not required. The HFRCO employs fast start-up at minimal energy consumption combined with a wide frequency range, from 1 MHz to 80 MHz.
*   An integrated fast start-up RC oscillator (FSRCO) that runs at a fixed 20 MHz
*   An integrated low frequency 32.768 kHz RC oscillator (LFRCO) for low power operation without an external crystal.
*   An integrated ultra-low frequency 1 kHz RC oscillator (ULFRCO) is available to provide a timing reference at the lowest energy consumption in low energy modes.

3.5 Counters/Timers and PWM

3.5.1 Timer/Counter (TIMER)

TIMER peripherals keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the Peripheral Reflex System (PRS). The core of each TIMER is a 16-bit or 32-bit counter with up to 3 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the TIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers. In addition some timers offer dead-time insertion.

See 3.13 Configuration Summary for information on the feature set of each timer.

3.5.2 Low Energy Timer (LETIMER)

The unique LETIMER is a 24-bit timer that is available in energy mode EM0 Active, EM1 Sleep, EM2 Deep Sleep, and EM3 Stop. This allows it to be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. The LETIMER is connected to the Peripheral Reflex System (PRS), and can be configured to start counting on compare matches from other peripherals such as the Real Time Clock.

3.5.3 System Real Time Clock with Capture (SYSRTC)

The System Real Time Clock (SYSRTC) is a 32-bit counter providing timekeeping down to EM3. The SYSRTC can be clocked by any of the on-board low-frequency oscillators, and it is capable of providing system wake-up at user defined intervals.

3.5.4 Back-Up Real Time Counter (BURTC)

The Back-Up Real Time Counter (BURTC) is a 32-bit counter providing timekeeping in all energy modes, including EM4. The BURTC can be clocked by any of the on-board low-frequency oscillators, and it is capable of providing system wake-up at user-defined intervals.

3.5.5 Watchdog Timer (WDOG)

The watchdog timer can act both as an independent watchdog or as a watchdog synchronous with the CPU clock. It has windowed monitoring capabilities, and can generate a reset or different interrupts depending on the failure mode of the system. The watchdog can also monitor autonomous systems driven by the Peripheral Reflex System (PRS).

3.6 Communications and Other Digital Peripherals

3.6.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous/Asynchronous Receiver/Transmitter is a flexible serial I/O module. It supports full duplex asynchronous UART communication with hardware flow control as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with devices supporting:

- ISO7816 SmartCards
- IrDA
- I^2S

3.6.2 Enhanced Universal Synchronous/Asynchronous Receiver/Transmitter (EUSART)

The Enhanced Universal Synchronous/Asynchronous Receiver/Transmitter supports full duplex asynchronous UART communication with hardware flow control, RS-485, and IrDA support. The EUSART also supports high-speed SPI. In EM0 and EM1 the EUSART provides a high-speed, buffered communication interface.

When routed to GPIO ports A or B, the EUSART0 may also be used in a low-energy mode and operate in EM2. A 32.768 kHz clock source allows full duplex UART communication up to 9600 baud. EUSART0 can also act as a SPI secondary device in EM2 and EM3, and wake the system when data is received from an external bus controller.

3.6.3 Inter-Integrated Circuit Interface (I^2C)

The I^2C module provides an interface between the MCU and a serial I^2C bus. It is capable of acting as a main or secondary interface and supports multi-drop buses. Standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates from 10 kbit/s up to 1 Mbit/s. Bus arbitration and timeouts are also available, allowing implementation of an SMBus-compliant system. The interface provided to software by the I^2C module allows precise timing control of the transmission process and highly automated transfers. Automatic recognition of addresses is provided in active and low energy modes. Note that not all instances of I^2C are available in all energy modes.

3.6.4 Peripheral Reflex System (PRS)

The Peripheral Reflex System provides a communication network between different peripheral modules without software involvement. Peripheral modules producing Reflex signals are called producers. The PRS routes Reflex signals from producers to consumer peripherals which in turn perform actions in response. Edge triggers and other functionality such as simple logic operations (AND, OR, NOT) can be applied by the PRS to the signals. The PRS allows peripherals to act autonomously without waking the MCU core, saving power.

3.6.5 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface LESENSE^{TM} is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators, ADC, and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable finite state machine which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

3.7 Secure Vault Features

A dedicated hardware secure engine containing its own CPU enables the Secure Vault functions. It isolates cryptographic functions and data from the host Cortex-M33 core, and provides several additional security features. The EFM32PG28 family includes devices with Secure Vault High capabilities, which are summarized in the table below. Secure Vault Mid features are also provided for comparison.

Table 3.1. Secure Vault Features

Feature	Secure Vault Mid	Secure Vault High
True Random Number Generator (TRNG)	Yes	Yes
Secure Boot with Root of Trust and Secure Loader (RTSL)	Yes	Yes
Secure Debug with Lock/Unlock	Yes	Yes
DPA Countermeasures	Yes	Yes
Anti-Tamper		Yes
Secure Attestation		Yes
Secure Key Management		Yes

Symmetric Encryption	• AES 128 / 192 / 256 bit
	  • ECB, CTR, CBC, CFB, CCM, GCM, CBC-MAC, and GMAC
		• AES 128 / 192 / 256 bit
		  • ECB, CTR, CBC, CFB, CCM, GCM, CBC-MAC, and GMAC
		• ChaCha20

Public Key Encryption - ECDSA / ECDH / EdDSA	• p192 and p256	• p192, p256, p384 and p521 • Curve25519 (ECDH) • Ed25519 (EdDSA)
Key Derivation	• ECJ-PAKE p192 and p256	• ECJ-PAKE p192, p256, p384, and p521 • PBKDF2 • HKDF
Hashes	• SHA-1 • SHA-2/256	• SHA-1 • SHA-2/256/384/512 • Poly1305

3.7.1 Secure Boot with Root of Trust and Secure Loader (RTSL)

The Secure Boot with RTSL authenticates a chain of trusted firmware that begins from an immutable memory (ROM).

It prevents malware injection, prevents rollback, ensures that only authentic firmware is executed, and protects Over The Air updates.

For more information about this feature, see AN1218: Series 2 Secure Boot with RTSL.

3.7.2 Cryptographic Accelerator

The Cryptographic Accelerator is an autonomous hardware accelerator with Differential Power Analysis (DPA) countermeasures to protect keys.

It supports AES encryption and decryption with 128/192/256-bit keys, ChaCha20 encryption, and Elliptic Curve Cryptography (ECC) to support public key operations, and hashes.

Supported block cipher modes of operation for AES include:
- ECB (Electronic Code Book)
- CTR (Counter Mode)
- CBC (Cipher Block Chaining)
- CFB (Cipher Feedback)
- GCM (Galois Counter Mode)
- CCM (Counter with CBC-MAC)
- CBC-MAC (Cipher Block Chaining Message Authentication Code)
- GMAC (Galois Message Authentication Code)

The Cryptographic Accelerator accelerates Elliptical Curve Cryptography and supports the NIST (National Institute of Standards and Technology) recommended curves including P-192, P-256, P-384, and P-521 for ECDH (Elliptic Curve Diffie-Hellman) key derivation, and ECDSA (Elliptic Curve Digital Signature Algorithm) sign and verify operations. Also supported is the non-NIST Curve25519 for ECDH and Ed25519 for EdDSA (Edwards-curve Digital Signature Algorithm) sign and verify operations.

Secure Vault also supports ECJ-PAKE (Elliptic Curve variant of Password Authenticated Key Exchange by Juggling) and PBKDF2 (Password-Based Key Derivation Function 2).

Supported hashes include SHA-1, SHA-2/256/384/512 and Poly1305.

This implementation provides a fast and energy efficient solution to state of the art cryptographic needs.

3.7.3 True Random Number Generator

The True Random Number Generator module is a non-deterministic random number generator that harvests entropy from a thermal energy source. It includes start-up health tests for the entropy source as required by NIST SP800-90B and AIS-31 as well as online health tests required for NIST SP800-90C.

The TRNG is suitable for periodically generating entropy to seed an approved pseudo random number generator.

3.7.4 Secure Debug with Lock/Unlock

For obvious security reasons, it is critical for a product to have its debug interface locked before being released in the field.

Secure Vault also provides a secure debug unlock function that allows authenticated access based on public key cryptography. This functionality is particularly useful for supporting failure analysis while maintaining confidentiality of IP and sensitive end-user data.

For more information about this feature, see AN1190: Series 2 Secure Debug.

3.7.5 DPA Countermeasures

The AES and ECC accelerators have Differential Power Analysis (DPA) countermeasures support. This makes it very expensive from a time and effort standpoint to use DPA to recover secret keys.

3.7.6 Secure Key Management with PUF

Key material in Secure Vault High products is protected by "key wrapping" with a standardized symmetric encryption mechanism. This method has the advantage of protecting a virtually unlimited number of keys, limited only by the storage that is accessible by the Cortex-M33, which includes off-chip storage as well. The symmetric key used for this wrapping and unwrapping must be highly secure because it can expose all other key materials in the system. The Secure Vault Key Management system uses a Physically Unclonable Function (PUF) to generate a persistent device-unique seed key on power up to dynamically generate this critical wrapping/unwrapping key which is only visible to the AES encryption engine and is not retained when the device loses power.

3.7.7 Anti-Tamper

Secure Vault High devices provide internal tamper protection which monitors parameters such as voltage, temperature, and electro-magnetic pulses as well as detecting tamper of the security sub-system itself. Additionally, 8 external configurable tamper pins support external tamper sources, such as enclosure tamper switches.

For each tamper event, the user is able to select the severity of the tamper response ranging from an interrupt, to a reset, to destroying the PUF reconstruction data which will make all protected key materials un-recoverable and effectively render the device inoperable. The tamper system also has an internal resettable event counter with programmable trigger threshold and refresh periods to mitigate false positive tamper events.

For more information about this feature, see AN1247: Anti-Tamper Protection Configuration and Use.

3.7.8 Secure Attestation

Secure Vault High products support Secure Attestation, which begins with a secure identity that is created during the Silicon Labs manufacturing process. During device production, each device generates its own public/private keypair and securely stores the wrapped private key into immutable OTP memory and this key never leaves the device. The corresponding public key is extracted from the device and inserted into a binary DER-encoded X.509 device certificate, which is signed into a Silicon Labs CA chain and then programmed back into the chip into an immutable OTP memory.

The secure identity can be used to authenticate the chip at any time in the life of the product. The production certification chain can be requested remotely from the product. This certification chain can be used to verify that the device was authentically produced by Silicon Labs. The device unique public key is also bound to the device certificate in the certification chain. A challenge can be sent to the chip at any point in time to be signed by the device private key. The public key in the device certificate can then be used to verify the challenge response, proving that the device has access to the securely-stored private key, which prevents counterfeit products or impersonation attacks.

For more information about this feature, see AN1268: Authenticating Silicon Labs Devices Using Device Certificates.

3.8 Analog

3.8.1 Analog to Digital Converter (IADC)

The IADC is a hybrid architecture combining techniques from both SAR and Delta-Sigma style converters. Flexible controls allow fine-tuned performance and speed to meet the needs of a wide variety of applications. Hardware oversampling reduces system-level noise over multiple front-end samples. The IADC includes integrated voltage reference options. Inputs are selectable from a wide range of sources, including pins configurable as either single-ended or differential.

The IADC supports three operational modes:
- Normal Mode (all devices): Flexible speed and performance, 12-16 bits output resolution
  - 11.7 bits ENOB performance at 1 Msps (OSR = 2)
  - 14.3 bits ENOB performance at 76.9 ksps (OSR = 32)
- High Speed Mode (select devices): Doubles output speed of Normal mode with similar performance, 12-16 bits output resolution
  - 11.7 bits ENOB performance at 2 Msps (OSR = 2)
  - 14.3 bits ENOB performance at 153.8 ksps (OSR = 32)
- High Accuracy Mode (select devices): Optimized for low-rate, high performance applications, with 20 bit output resolution
  - 16 bits ENOB performance at 3.8 ksps (OSR = 256)
  - 15 bits ENOB performance at 15.3 ksps (OSR = 64)

3.8.2 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs are selected from among internal references and external pins. The tradeoff between response time and current consumption is configurable by software. Two 6-bit reference dividers allow for a wide range of internally-programmable reference sources. The ACMP can also be used to monitor the supply voltage. An interrupt can be generated when the supply falls below or rises above the programmable threshold.

3.8.3 Digital to Analog Converter (VDAC)

The Digital to Analog Converter (VDAC) can convert a digital value to an analog output voltage. The VDAC is a fully differential, 500 ksps, 12-bit converter. The VDAC may be used for a number of different applications such as sensor interfaces or sound output. The VDAC can generate high-resolution analog signals while the MCU is operating at low frequencies and with low total power consumption. Using DMA and a timer, the VDAC can be used to generate waveforms without any CPU intervention. The VDAC is available in all energy modes down to and including EM3.

3.8.4 Liquid Crystal Display Driver (LCD)

The LCD driver is capable of directly driving a segmented LCD. The configurable interface allows for up to 8x24 or 4x28 segments. A voltage boost function enables it to provide the LCD with higher voltage than the supply voltage for the device. A patented charge redistribution driver can reduce the LCD peripheral supply current by up to 40%. In addition, an animation feature can run custom animations on the LCD without any CPU intervention. The LCD driver can also remain active even in Energy Mode 2 and provides a Frame Counter interrupt that can wake-up the device on a regular basis for updating data.

3.9 Power

The EFM32PG28 has an Energy Management Unit (EMU) and efficient integrated regulators to generate internal supply voltages. Only a single external supply voltage is required, from which all internal voltages are created. An optional integrated DC-DC buck regulator can be utilized to further reduce the current consumption. The DC-DC regulator requires one external inductor and one external capacitor.

The EFM32PG28 device family includes support for internal supply voltage scaling, as well as two different power domains groups for peripherals. These enhancements allow for further supply current reductions and lower overall power consumption.

3.9.1 Energy Management Unit (EMU)

The Energy Management Unit manages transitions of energy modes in the device. Each energy mode defines which peripherals and features are available and the amount of current the device consumes. The EMU can also be used to implement system-wide voltage scaling and turn off the power to unused RAM blocks to optimize the energy consumption in the target application. The DC-DC regulator operation is tightly integrated with the EMU.

3.9.2 Voltage Scaling

The EFM32PG28 supports supply voltage scaling for the LDO powering DECOUPLE, with independent selections for EM0 / EM1 and EM2 / EM3. Voltage scaling helps to optimize the energy efficiency of the system by operating at lower voltages when possible. The EM0 / EM1 voltage scaling level defaults to VSCALE2, which allows the core to operate in active mode at full speed. The intermediate level, VSCALE1, allows operation in EM0 and EM1 at up to 40 MHz. The lowest level, VSCALE0, can be used to conserve power further in EM2 and EM3. The EMU will automatically switch the target voltage scaling level when transitioning between energy modes.

3.9.3 DC-DC Converter

The DC-DC buck converter covers a wide range of load currents, provides high efficiency in energy modes EM0, EM1, EM2 and EM3, and can supply up to 60 mA for device operation. An on-chip supply-monitor signals when the supply voltage is low to allow bypass of the regulator via programmable software interrupt. It employs soft switching at boot and DCDC regulating-to-bypass transitions to limit the max supply slew-rate and mitigate inrush current.

3.9.4 Power Domains

Peripherals may exist on several independent power domains which are powered down to minimize supply current when not in use. Power domains are managed automatically by the EMU.

The lowest-energy power domain is the "high-voltage" power domain (PDHV), which supports extremely low-energy infrastructure and peripherals. Circuits powered from PDHV are always on and available in all energy modes down to EM4.

The next power domain is the low power domain (PD0), which is further divided to power subsets of peripherals. All PD0 power domains are shut down in EM4. Circuits powered from PD0 power domains may be available in EM0, EM1, EM2, and EM3.

Low power domain A (PD0A) is the base power domain for EM2 and EM3 and will always remain on in EM0-EM3. It powers the most commonly-used EM2 and EM3-capable peripherals and infrastructure required to operate in EM2 and EM3. The lowest-power EM2 and EM3 operation is achieved when only the base PD0A power domain is active. Auxiliary PD0 power domains (PD0B, PD0C, PD0D, PD0E) power additional EM2 and EM3-capable peripherals on demand. If any peripherals on one of the auxiliary power domains is enabled, that power domain will be active in EM2 and EM3. Otherwise, the auxiliary PD0 power domains will be shut down to reduce current.

Note: Power domain PD0E is also turned on when peripherals on PD0B, PD0C, or PD0D are used.

The active power domain (PD1) powers the rest of the device circuitry, including the CPU core and EM0 / EM1 peripherals. PD1 is always powered on in EM0 and EM1. PD1 is always shut down in EM2, EM3, and EM4.

Table 3.2 Peripheral Power Subdomains on page 16 shows the peripherals on the PDHV and PD0x domains. Any peripheral not listed is on PD1.

Table 3.2. Peripheral Power Subdomains

Always On in EM2/EM3		Selectively On in EM2/3			
PDHV[1]	PD0A	PD0B[2]	PD0C[2]	PD0D[2]	PD0E
LFRCO	SYSRTC	LETIMER0	HFRCOEM23	DEBUG	GPIO
LFXO	FSRCO	IADC0	HFXO	WDOG0	KEYSCAN
BURTC	LCD	PCNT0		WDOG1	PRS
ULFRCO		ACMP0		EUSART0	
		ACMP1		I2C0	
		LESENSE			
		VDAC0			

Note:
1. Peripherals on PDHV are also available in EM4.
2. If any of PD0B, PD0C, or PD0D are enabled, PD0E will also be automatically enabled.

3.10 Reset Management Unit (RMU)

The RMU is responsible for handling reset of the EFM32PG28. A wide range of reset sources are available, including several power supply monitors, pin reset, software controlled reset, core lockup reset, and watchdog reset.

3.11 Core, Memory, and Accelerators

3.11.1 Processor Core

The ARM Cortex-M processor includes a 32-bit RISC processor integrating the following features and tasks in the system:

- ARM Cortex-M33 RISC processor achieving 1.50 Dhrystone MIPS/MHz
- ARM TrustZone security technology
- Embedded Trace Macrocell (ETM) for real-time trace and debug
- Up to 1024 kB flash program memory
- Up to 256 kB RAM data memory
- Configuration and event handling of all modules
- 2-pin Serial-Wire debug interface

3.11.2 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the microcontroller. The flash memory is readable and writable from both the Cortex-M33 and LDMA. In addition to the main flash array where Program code is normally written the MSC also provides an Information block where additional information such as special user information or flash-lock bits are stored. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in energy modes EM0 Active and EM1 Sleep.

3.11.3 Linked Direct Memory Access Controller (LDMA)

The Linked Direct Memory Access (LDMA) controller allows the system to perform memory operations independently of software. This reduces both energy consumption and software workload. The LDMA allows operations to be linked together and staged, enabling sophisticated operations to be implemented.

3.11.4 Matrix Vector Processor (MVP)

The Matrix Vector Processor (MVP) is designed to offload the major computationally intensive floating point operations, particularly matrixed complex floating point multiplications and additions. The MVP supports the acceleration of the key Angle-of-Arrival (AoA) MUSIC (MUltiple SIgnal Classification) algorithm computations, as well as other heavily floating-point computational problems such as Machine Learning (ML) or linear algebra.

3.12 Memory Map

The EFM32PG28 memory map is shown in the figures below. RAM and flash sizes are for the largest memory configuration.

Figure 3.2. EFM32PG28 Memory Map — Core Peripherals and Code Space

3.13 Configuration Summary

The features of the EFM32PG28 are a subset of the feature set described in the device reference manual. The table below describes device specific implementation of the features. Remaining modules support full configuration.

Table 3.3. Configuration Summary

Module	Lowest Energy Mode	Configuration
I2C0	EM2/EM3[1]	
I2C1	EM1	
IADC0	EM2/EM3	
LETIMER0	EM2/EM3[1]	
TIMER0	EM1	32-bit, 3-channels, +DTI
TIMER1	EM1	16-bit, 3-channels, +DTI
TIMER2	EM1	16-bit, 3-channels, +DTI
TIMER3	EM1	16-bit, 3-channels, +DTI
TIMER4	EM1	16-bit, 3-channels, +DTI
EUSART0	EM1 - Full high-speed operation, all modes EM2[1] - Low-energy UART operation, 9600 Baud EM2 or EM3[1] - Low-energy SPI secondary receiver	
EUSART1	EM1 - Full high-speed operation	
EUSART2	EM1 - Full high-speed operation	
USART0	EM1	+IrDA, +I2S, +SmartCard

Note:

1. EM2 and EM3 operation is only supported for digital peripheral I/O on Port A and Port B. All GPIO ports support digital peripheral operation in EM0 and EM1.

4. Electrical Specifications

4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the following conditions, unless stated otherwise:

- Typical values are based on T_A=25 °C and all supplies at 3.3 V, by production test and/or technology characterization.
- Minimum and maximum values represent the worst conditions across supply voltage, process variation, and operating temperature, unless stated otherwise.

Power Supply Pin Dependencies

Due to on-chip circuitry (e.g., diodes), some EFM32 power supply pins have a dependent relationship with one or more other power supply pins. These internal relationships between the external voltages applied to the various EFM32 supply pins are defined below. Exceeding the below constraints can result in damage to the device and/or increased current draw.

- VREGVDD and DVDD
  - In systems using the DCDC converter, DVDD (the buck converter output) should not be driven externally and VREGVDD (the buck converter input) must be greater than DVDD (VREGVDD ≥ DVDD)
  - In systems not using the DCDC converter, DVDD must be shorted to VREGVDD on the PCB (VREGVDD = DVDD)
- DVDD ≥ DECOUPLE
- AVDD, IOVDD: No dependency with each other or any other supply pin. Additional leakage may occur if DVDD remains unpowered with power applied to these supplies.

4.2 Absolute Maximum Ratings

Stresses above those listed below may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 4.1. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Storage temperature range	T_{STG}		-50	—	+150	°C
Voltage on any supply pin	V_{DDMAX}		-0.3	—	3.8	V
Junction temperature	T_{JMAX}	-I grade	—	—	+125	°C
Voltage ramp rate on any supply pin	$V_{DDRAMPMAX}$		—	—	1.0	V / µs
Voltage on HFXO pins	$V_{HFXOPIN}$		-0.3	—	1.2	V
DC voltage on any GPIO pin[1]	V_{DIGPIN}		-0.3	—	V_{IOVDD} + 0.3	V
DC voltage on RESETn pin[2]	V_{RESETn}		-0.3	—	3.8	V
Total current into VDD power lines	I_{VDDMAX}	Source	—	—	200	mA
Total current into VSS ground lines	I_{VSSMAX}	Sink	—	—	200	mA
Current per I/O pin	I_{IOMAX}	Sink	—	—	50	mA
		Source	—	—	50	mA
Current for all I/O pins	$I_{IOALLMAX}$	Sink	—	—	200	mA
		Source	—	—	200	mA

Note:
1. When operating as an LCD driver, the output voltage on a GPIO may safely exceed this specification. The pin output voltage may be up to 3.8 V in this case.
2. The RESETn pin has a pull-up device to the DVDD supply. For minimum leakage, RESETn should not exceed the voltage at DVDD.

4.3 General Operating Conditions

Table 4.2. General Operating Conditions

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Operating ambient temperature range	T_A	-I temperature grade [1]	-40	—	+125	° C
DVDD supply voltage	V_{DVDD}	EM0/1	1.71	3.3	3.8	V
		EM2/3/4[2]	1.71	3.3	3.8	V
AVDD supply voltage	V_{AVDD}		1.71	3.3	3.8	V
IOVDD operating supply voltage	V_{IOVDD}		1.71	3.3	3.8	V
VREGVDD operating supply voltage	$V_{VREGVDD}$	DCDC in regulation	2.2	3.3	3.8	V
		DCDC in bypass 60 mA load	1.8	3.3	3.8	V
		DCDC not in use. DVDD externally shorted to VREGVDD	1.71	3.3	3.8	V
DECOUPLE output capacitor[3]	$C_{DECOUPLE}$	1.0 µF ± 10% X8L capacitor used for performance characterization.	0.75	1.0	2.75	µF
HCLK and SYSCLK frequency	f_{HCLK}	VSCALE2, MODE = WS1	—	—	80	MHz
		VSCALE2, MODE = WS0	—	—	40	MHz
		VSCALE1, MODE = WS1	—	—	40	MHz
		VSCALE1, MODE = WS0	—	—	20	MHz
PCLK frequency	f_{PCLK}	VSCALE2 or VSCALE1	—	—	40	MHz
EM01 Group A clock frequency	$f_{EM01GRPACLK}$	VSCALE2	—	—	80	MHz
		VSCALE1	—	—	40	MHz
EM01 Group C clock frequency	$f_{EM01GRPCCLK}$	VSCALE2	—	—	80	MHz
		VSCALE1	—	—	40	MHz
DPLL Reference Clock	$f_{DPLLREFCLK}$	VSCALE2 or VSCALE1	—	—	40	MHz

Note:

1. The device may operate continuously at the maximum allowable ambient T_A rating as long as the absolute maximum T_{JMAX} is not exceeded. For an application with significant power dissipation, the allowable T_A may be lower than the maximum T_A rating. T_A = T_{JMAX} - (THETA$_{JA}$ x PowerDissipation). Refer to the Absolute Maximum Ratings table and the Thermal Characteristics table for T_{JMAX} and THETA$_{JA}$.
2. The DVDD supply is monitored by the DVDD BOD in EM0/1 and the LE DVDD BOD in EM2/3/4.
3. The system designer should consult the characteristic specs of the capacitor used on DECOUPLE to ensure its capacitance value stays within the specified bounds across temperature and DC bias.

4.4 DC-DC Converter

Test conditions: L_{DCDC} = 2.2 µH (Samsung CIG22H2R2MNE), C_{DCDC} = 4.7 µF (TDK CGA5L3X8R1C475K160AB), $V_{VREGVDD}$ = 3.3 V, V_{OUT} = 1.8 V, IPKVAL in EM0/1 modes is set to 150 mA, and in EM2/3 modes is set to 90 mA, unless otherwise indicated.

Table 4.3. DC-DC Converter

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Input voltage range at VREGVDD pin	$V_{VREGVDD}$	DCDC in regulation, I_{LOAD} = 60 mA, EM0/EM1 mode	2.2	—	3.8	V
		DCDC in regulation, I_{LOAD} = 5 mA, EM0/EM1 or EM2/EM3 mode	1.8	—	3.8	V
		Bypass Mode, I_{LOAD} ≤ 60 mA	1.8	—	3.8	V
Regulated output voltage	V_{OUT}		—	1.8	—	V
Regulation DC accuracy	ACC_{DC}	$V_{VREGVDD}$ ≥ 2.2 V, Steady state in EM0/EM1 mode or EM2/EM3 mode	-2.5	—	4.0	%
Regulation total accuracy	ACC_{TOT}	All error sources (including DC errors, overshoot, undershoot)	-5	—	7	%
Steady-state output ripple	V_R	I_{LOAD} = 20 mA in EM0/EM1 mode	—	12	—	mVpp
DC line regulation	V_{REG}	I_{LOAD} = 60 mA in EM0/EM1 mode, $V_{VREGVDD}$ ≥ 2.2 V	—	-2.6	—	mV/V
Efficiency	EFF	Load current between 100 µA and 60 mA in EM0/EM1 mode	—	90	—	%
		Load current between 10 µA and 5 mA in EM2/EM3 mode	—	89	—	%
DC load regulation	I_{REG}	Load current between 100 µA and 60 mA in EM0/EM1 mode	—	-0.08	—	mV/mA
Output load current	I_{LOAD}	EM0/EM1 mode, DCDC in regulation	—	—	60	mA
		EM2/EM3 mode, DCDC in regulation	—	—	5	mA
		Bypass mode, 1.8 V ≤ $V_{VREGVDD}$ ≤ 3.8 V	—	—	60	mA
Nominal output capacitor	C_{DCDC}	4.7 µF ± 10% X7R capacitor used for performance characterization[1]	—	4.7	10	µF
Nominal inductor	L_{DCDC}	± 20% tolerance	—	2.2	—	µH
Nominal input capacitor	C_{IN}		C_{DCDC}	—	—	µF
Resistance in bypass mode	R_{BYP}	Bypass switch from VREGVDD to DVDD, $V_{VREGVDD}$ = 1.8 V	—	0.45	0.8	Ω
		Powertrain PFET switch from VREGVDD to VREGSW, $V_{VREGVDD}$ = 1.8 V	—	0.6	0.9	Ω
Supply monitor threshold programming range	V_{CMP_RNG}	Programmable in 0.1 V steps	2	—	2.3	V
Supply monitor threshold accuracy	V_{CMP_ACC}	Supply falling edge trip point	-5	—	5	%

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Supply monitor threshold hysteresis	V_{CMP_HYST}	Positive hysteresis on the supply rising edge referred to the falling edge trip point	—	4	—	%
Supply monitor response time	t_{CMP_DELAY}	Supply falling edge at -100 mV / µs	—	0.6	—	µs

Note:

1. TDK CGA5L3X8R1C475K160AB used for performance characterization. Actual capacitor values can be significantly de-rated from their specified nominal value by the rated tolerance, as well as the application's AC voltage, DC bias, and temperature. The minimum capacitance counting all error sources should be no less than 3.6 µF.

4.5 Thermal Characteristics

Table 4.4. Thermal Characteristics, 68QFN

Package	Board	Parameter	Symbol	Test Condition	Value	Unit
68QFN (8x8 mm)	JEDEC 4-Layer High Thermal Cond. (JESD51-7)[1]	Thermal Resistance, Junction to Ambient	Θ_{JA}	Still Air (JEDS51-2A)	20.7	°C/W
		Thermal Resistance, Junction to Top Center	Ψ_{JT}		0.11	°C/W
		Thermal Resistance, Junction to Board	Ψ_{JB}		7.8	°C/W
		Thermal Resistance, Junction to Board	Θ_{JB}	Junction to Board (JESD51-8)	10	°C/W
	JEDEC - Low Thermal Cond. (JESD51-3)[2]	Thermal Resistance, Junction to Ambient	Θ_{JA}	Still Air (JEDS51-2A)	26.3	°C/W
		Thermal Resistance, Junction to Top Center	Ψ_{JT}		0.17	°C/W
		Thermal Resistance, Junction to Board	Ψ_{JB}		20	°C/W
	No Board	Thermal Resistance, Junction to Case	Θ_{JC}	Temperature controlled heat sink on top of package, all other sides of package insulated to prevent heat flow, per JESD51-14.	12	°C/W

Note:

1. PCB Center Land with 9 Via to top internal plane of PCB per JESD51- 5.
2. Based on 2 layer PCB with dimension 3" x 4.5", PCB Thickness of 1.6 mm.

4.6 Current Consumption

4.6.1 MCU current consumption using DC-DC at 3.3 V input

Unless otherwise indicated, typical conditions are: VREGVDD = 3.3 V. AVDD = DVDD = IOVDD = 1.8 V from DC-DC. Voltage scaling level = VSCALE1. T_A = 25 °C. Minimum and maximum values in this table represent the worst conditions across process variation at T_A = 25 °C.

Table 4.5. MCU current consumption using DC-DC at 3.3 V input

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Current consumption in EM0 mode with all peripherals disabled	I_{ACTIVE}	80 MHz HFRCO, CPU running Prime from flash, VSCALE2	—	26	—	µA/MHz
		80 MHz HFRCO, CPU running while loop from flash, VSCALE2	—	26	—	µA/MHz
		80 MHz HFRCO, CPU running CoreMark loop from flash, VSCALE2	—	40	—	µA/MHz
		39 MHz crystal, CPU running Prime from flash	—	33	—	µA/MHz
		39 MHz crystal, CPU running while loop from flash	—	33	—	µA/MHz
		39 MHz crystal, CPU running CoreMark loop from flash	—	46	—	µA/MHz
		38 MHz HFRCO, CPU running while loop from flash	—	29	—	µA/MHz
		26 MHz HFRCO, CPU running while loop from flash	—	33	—	µA/MHz
		16 MHz HFRCO, CPU running while loop from flash	—	42	—	µA/MHz
		1 MHz HFRCO, CPU running while loop from flash	—	378	—	µA/MHz
Current consumption in EM1 mode with all peripherals disabled	I_{EM1}	80 MHz HFRCO, VSCALE2	—	16	—	µA/MHz
		39 MHz crystal	—	23	—	µA/MHz
		38 MHz HFRCO	—	19	—	µA/MHz
		26 MHz HFRCO	—	24	—	µA/MHz
		16 MHz HFRCO	—	32	—	µA/MHz
		1 MHz HFRCO	—	369	—	µA/MHz
Current consumption in EM2 mode, VSCALE0	I_{EM2_VS}	256 kB RAM retention, RTC running from LFXO	—	2.6	—	µA
		256 kB RAM retention, RTC running from LFRCO	—	2.6	—	µA
		16 kB RAM retention, RTC running from LFXO	—	1.1	—	µA
		16 kB RAM retention, RTC running from LFRCO	—	1.1	—	µA

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Current consumption in EM3 mode, VSCALE0	I_{EM3_VS}	256 kB RAM retention, RTC running from ULFRCO	—	2.4	—	µA
		16 kB RAM retention, RTC running from ULFRCO	—	0.9	—	µA
Change in current consumption if CPU cached unretained in EM2 or EM3	$I_{EM23\_CPUCACHE}$		—	0.06	—	µA
Change in current consumption if EM0/1 peripheral states unretained in EM2 or EM3	$I_{EM23\_STATERET}$		—	0.02	—	µA
Change in current consumption for retained RAM bank in EM2 or EM3	I_{EM23_RAM}	Per 16 kB RAM bank	—	0.10	—	µA
Additional current in EM2 or EM3 when any peripheral in PD0B is enabled[1]	I_{PD0B_VS}		—	0.95	—	µA
Additional current in EM2 or EM3 when any peripheral in PD0C is enabled[1]	I_{PD0C_VS}		—	0.15	—	µA
Additional current in EM2 or EM3 when any peripheral in PD0D is enabled[1]	I_{PD0D_VS}		—	1.12	—	µA
Additional current in EM2 or EM3 when any peripheral in PD0E is enabled[1]	I_{PD0E_VS}		—	0.06	—	µA

Note:

1. Extra current consumed by power domain. Does not include current associated with the enabled peripherals. See 3.9.4 Power Domains for a list of the peripherals in each power domain. Note that if the PD0B, PD0C, or PD0D domains are enabled, PD0E will also automatically be enabled.

4.6.2 MCU current consumption at 3.3 V

Unless otherwise indicated, typical conditions are: AVDD = DVDD = IOVDD = VREGVDD = 3.3 V. DC-DC not used. Voltage scaling level = VSCALE1. T_A = 25 °C. Minimum and maximum values in this table represent the worst conditions across process variation at T_A = 25 °C.

Table 4.6. MCU current consumption at 3.3 V

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Current consumption in EM0 mode with all peripherals disabled	I_{ACTIVE}	80 MHz HFRCO, CPU running Prime from flash, VSCALE2	—	41	—	µA/MHz
		80 MHz HFRCO, CPU running while loop from flash, VSCALE2	—	41	46	µA/MHz
		80 MHz HFRCO, CPU running CoreMark loop from flash, VSCALE2	—	62	—	µA/MHz
		39 MHz crystal, CPU running Prime from flash	—	51	—	µA/MHz
		39 MHz crystal, CPU running while loop from flash	—	52	—	µA/MHz
		39 MHz crystal, CPU running CoreMark loop from flash	—	73	—	µA/MHz
		38 MHz HFRCO, CPU running while loop from flash	—	45	79	µA/MHz
		26 MHz HFRCO, CPU running while loop from flash	—	52	—	µA/MHz
		16 MHz HFRCO, CPU running while loop from flash	—	66	—	µA/MHz
		1 MHz HFRCO, CPU running while loop from flash	—	590	1900	µA/MHz
Current consumption in EM1 mode with all peripherals disabled	I_{EM1}	80 MHz HFRCO, VSCALE2	—	25	30	µA/MHz
		39 MHz crystal	—	37	—	µA/MHz
		38 MHz HFRCO	—	30	68	µA/MHz
		26 MHz HFRCO	—	37	—	µA/MHz
		16 MHz HFRCO	—	51	—	µA/MHz
		1 MHz HFRCO	—	576	1850	µA/MHz
Current consumption in EM2 mode, VSCALE0	I_{EM2_VS}	256 kB RAM retention, RTC running from LFXO	—	4.0	—	µA
		256 kB RAM retention, RTC running from LFRCO	—	4.0	7.9	µA
		16 kB RAM retention, RTC running from LFXO	—	1.6	—	µA
		16 kB RAM retention, RTC running from LFRCO	—	1.6	—	µA
Current consumption in EM3 mode, VSCALE0	I_{EM3_VS}	256 kB RAM retention, RTC running from ULFRCO	—	3.7	—	µA
		16 kB RAM retention, RTC running from ULFRCO	—	1.3	3.3	µA

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Change in current consumption if CPU cached unretained in EM2 or EM3	$I_{EM23\_CPUCACHE}$		—	0.1	—	µA
Change in current consumption if EM0/1 peripheral states unretained in EM2 or EM3	$I_{EM23\_STATERET}$		—	0.025	—	µA
Change in current consumption for retained RAM bank in EM2 or EM3	I_{EM23_RAM}	Per 16 kB RAM bank	—	0.16	—	µA
Current consumption in EM4 mode	I_{EM4}	No BURTC, no LF oscillator	—	0.31	0.65	µA
		BURTC with LFXO	—	0.71	—	µA
Current consumption during reset	I_{RST}	Hard pin reset held	—	473	—	µA
Additional current in EM2 or EM3 when any peripheral in PD0B is enabled[1]	I_{PD0B_VS}		—	1.48	—	µA
Additional current in EM2 or EM3 when any peripheral in PD0C is enabled[1]	I_{PD0C_VS}		—	0.23	—	µA
Additional current in EM2 or EM3 when any peripheral in PD0D is enabled[1]	I_{PD0D_VS}		—	1.75	—	µA
Additional current in EM2 or EM3 when any peripheral in PD0E is enabled[1]	I_{PD0E_VS}		—	0.10	—	µA

Note:

1. Extra current consumed by power domain. Does not include current associated with the enabled peripherals. See 3.9.4 Power Domains for a list of the peripherals in each power domain. Note that if the PD0B, PD0C, or PD0D domains are enabled, PD0E will also automatically be enabled.

4.6.3 MCU current consumption at 1.8 V

Unless otherwise indicated, typical conditions are: AVDD = DVDD = IOVDD = VREGVDD = 1.8 V. DC-DC not used. Voltage scaling level = VSCALE1. T_A = 25 °C. Minimum and maximum values in this table represent the worst conditions across process variation at T_A = 25 °C.

Table 4.7. MCU current consumption at 1.8 V

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Current consumption in EM0 mode with all peripherals disabled	I_{ACTIVE}	80 MHz HFRCO, CPU running Prime from flash, VSCALE2	—	41	—	µA/MHz
		80 MHz HFRCO, CPU running while loop from flash, VSCALE2	—	41	—	µA/MHz
		80 MHz HFRCO, CPU running CoreMark loop from flash, VSCALE2	—	62	—	µA/MHz
		39 MHz crystal, CPU running Prime from flash	—	51	—	µA/MHz
		39 MHz crystal, CPU running while loop from flash	—	52	—	µA/MHz
		39 MHz crystal, CPU running CoreMark loop from flash	—	72	—	µA/MHz
		38 MHz HFRCO, CPU running while loop from flash	—	45	—	µA/MHz
		26 MHz HFRCO, CPU running while loop from flash	—	52	—	µA/MHz
		16 MHz HFRCO, CPU running while loop from flash	—	65	—	µA/MHz
		1 MHz HFRCO, CPU running while loop from flash	—	582	—	µA/MHz
Current consumption in EM1 mode with all peripherals disabled	I_{EM1}	80 MHz HFRCO, VSCALE2	—	25	—	µA/MHz
		39 MHz crystal	—	37	—	µA/MHz
		38 MHz HFRCO	—	30	—	µA/MHz
		26 MHz HFRCO	—	36	—	µA/MHz
		16 MHz HFRCO	—	50	—	µA/MHz
		1 MHz HFRCO	—	568	—	µA/MHz
Current consumption in EM2 mode, VSCALE0	I_{EM2_VS}	256 kB RAM retention, RTC running from LFXO	—	3.8	—	µA
		256 kB RAM retention, RTC running from LFRCO	—	3.8	—	µA
		16 kB RAM retention, RTC running from LFXO	—	1.4	—	µA
		16 kB RAM retention, RTC running from LFRCO	—	1.4	—	µA
Current consumption in EM3 mode, VSCALE0	I_{EM3_VS}	256 kB RAM retention, RTC running from ULFRCO	—	3.5	—	µA
		16 kB RAM retention, RTC running from ULFRCO	—	1.1	—	µA

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Change in current consumption if CPU cached unretained in EM2 or EM3	$I_{EM23\_CPUCACHE}$		—	0.1	—	µA
Change in current consumption if EM0/1 peripheral states unretained in EM2 or EM3	$I_{EM23\_STATERET}$		—	0.025	—	µA
Change in current consumption for retained RAM bank in EM2 or EM3	I_{EM23_RAM}	Per 16 kB RAM bank	—	0.16	—	µA
Current consumption in EM4 mode	I_{EM4}	No BURTC, no LF oscillator	—	0.16	—	µA
		BURTC with LFXO	—	0.51	—	µA
Current consumption during reset	I_{RST}	Hard pin reset held	—	392	—	µA
Additional current in EM2 or EM3 when any peripheral in PD0B is enabled[1]	I_{PD0B_VS}		—	1.48	—	µA
Additional current in EM2 or EM3 when any peripheral in PD0C is enabled[1]	I_{PD0C_VS}		—	0.23	—	µA
Additional current in EM2 or EM3 when any peripheral in PD0D is enabled[1]	I_{PD0D_VS}		—	1.75	—	µA
Additional current in EM2 or EM3 when any peripheral in PD0E is enabled[1]	I_{PD0E_VS}		—	0.11	—	µA

Note:

1. Extra current consumed by power domain. Does not include current associated with the enabled peripherals. See 3.9.4 Power Domains for a list of the peripherals in each power domain. Note that if the PD0B, PD0C, or PD0D domains are enabled, PD0E will also automatically be enabled.

4.7 Energy Mode Wake-up and Entry Times

Unless otherwise specified, these times are measured using the HFRCO at 19 MHz, with the DPLL disabled.

Table 4.8. Energy Mode Wake-up and Entry Times

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Wake-up Time from EM1	t_{EM1_WU}	Code execution from flash	—	3	—	HCLKs
		Code execution from RAM	—	1.43	—	µs
Wake-up Time from EM2	t_{EM2_WU}	Code execution from flash, No Voltage Scaling	—	13.1	—	µs
		Code execution from RAM, No Voltage Scaling	—	5.3	—	µs
		Voltage scaling up one level[1]	—	37.7	—	µs
		Voltage scaling up two levels[2]	—	50.0	—	µs
Wake-up Time from EM3	t_{EM3_WU}	Code execution from flash, No Voltage Scaling	—	13.1	—	µs
		Code execution from RAM, No Voltage Scaling	—	5.3	—	µs
		Voltage scaling up one level[1]	—	37.7	—	µs
		Voltage scaling up two levels[2]	—	50.0	—	µs
Wake-up Time from EM4	t_{EM4_WU}	Code execution from flash	—	21.3	—	ms
Entry time to EM1	t_{EM1_ENT}	Code execution from flash	—	1.22	—	µs
Entry time to EM2	t_{EM2_ENT}	Code execution from flash	—	6.1	—	µs
Entry time to EM3	t_{EM3_ENT}	Code execution from flash	—	6.1	—	µs
Entry time to EM4	t_{EM4_ENT}	Code execution from flash	—	11.0	—	µs
Voltage scaling time in EM0[3]	t_{SCALE}	Up from VSCALE1 to VSCALE2	—	32	—	µs
		Down from VSCALE2 to VSCALE1	—	172	—	µs

Note:
1. Voltage scaling one level is between VSCALE0 and VSCALE1 or between VSCALE1 and VSCALE2.
2. Voltage scaling two levels is between VSCALE0 and VSCALE2.
3. During voltage scaling in EM0, RAM is inaccessible and processor will be halted until complete.

4.8 Flash Characteristics

Table 4.9. Flash Characteristics

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Flash Supply voltage during write or erase	V_{FLASH}		1.71	—	3.8	V
Flash data retention[1]	RET_{FLASH}		10	—	—	years
Flash erase cycles before failure[1]	EC_{FLASH}		10,000	—	—	cycles
Program Time	t_{PROG}	one word (32-bits)	40.3	44.4	48.5	μs
		average per word over 128 words	9.9	11.0	12.0	μs
Page Erase Time[2]	t_{PERASE}		11.8	13.2	14.6	ms
Mass Erase Time[3][4]	t_{MERASE}	1024 kB	94	103	117	ms
Program Current	I_{WRITE}	T_A = 25 °C	—	—	2.6	mA
Page Erase Current	I_{ERASE}	T_A = 25 °C	—	—	1.6	mA
Mass Erase Current	I_{MERASE}	T_A = 25 °C	—	—	1.7	mA

Note:

1. Flash data retention information is published in the Quarterly Quality and Reliability Report.
2. Page Erase time is measured from setting the ERASEPAGE bit in the MSC_WRITECMD register until the BUSY bit in the MSC-STATUS register is cleared to 0. Internal set-up and hold times are included.
3. Mass Erase is issued by the CPU and erases all of User space.
4. Mass Erase time is measured from setting the ERASEMAIN0 bit in the MSC_WRITECMD register until the BUSY bit in the MSC-STATUS register is cleared to 0. Internal set-up and hold times are included.

4.9 Oscillators

4.9.1 High Frequency Crystal Oscillator

Unless otherwise indicated, typical conditions are: AVDD = DVDD = 3.3 V. T_A = 25 °C. Minimum and maximum values in this table represent the worst conditions across process variation, operating supply voltage range, and operating temperature range.

Table 4.10. High Frequency Crystal Oscillator

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Crystal Frequency	F_{HFXO}		38.0	39.0	40.0	MHz
Supported range of crystal load capacitance[1]	C_{L_HFXO}		—	10	—	pF
Supported crystal maximum equivalent series resistance (ESR)	ESR_{HFXO}	39.0 MHz[2]	—	—	60	Ω
Supply Current	I_{HFXO}		—	498	—	µA
Startup Time[3]	$T_{STARTUP}$	39.0 MHz, C_L = 10 pF	—	178	—	µs
On-chip tuning cap step size[4]	SS_{HFXO}		—	0.04	—	pF

Note:

1. Total load capacitance as seen by the crystal.
2. The crystal should have a maximum ESR less than or equal to this maximum rating.
3. Startup time does not include time implemented by programmable TIMEOUTSTEADY delay.
4. The tuning step size is the effective step size when incrementing both of the tuning capacitors by one count. The step size for the each of the individual tuning capacitors is twice this value.

4.9.2 Low Frequency Crystal Oscillator

Table 4.11. Low Frequency Crystal Oscillator

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Crystal Frequency	F_{LFXO}		—	32.768	—	kHz
Supported Crystal equivalent series resistance (ESR)	ESR_{LFXO}	GAIN = 0	—	—	80	kΩ
		GAIN = 1 to 3	—	—	100	kΩ
Supported range of crystal load capacitance [1]	C_{L_LFXO}	GAIN = 0	4	—	6	pF
		GAIN = 1	6	—	10	pF
		GAIN = 2 (see note[2])	10	—	12.5	pF
		GAIN = 3 (see note[2])	12.5	—	18	pF
Current consumption	I_{CL12p5}	ESR = 70 kΩ, C_L = 12.5 pF, GAIN[3] = 2, AGC[4] = 1	—	260	—	nA
Startup Time	$T_{STARTUP}$	ESR = 70 kΩ, C_L = 7 pF, GAIN[3] = 1, AGC[4] = 1	—	74	—	ms
On-chip tuning cap step size	SS_{LFXO}		—	0.26	—	pF
On-chip tuning capacitor value at minimum setting[5]	C_{LFXO_MIN}	CAPTUNE = 0	—	4	—	pF
On-chip tuning capacitor value at maximum setting[5]	C_{LFXO_MAX}	CAPTUNE = 0x4F	—	24.5	—	pF

Note:
1. Total load capacitance seen by the crystal
2. Crystals with a load capacitance of greater than 12 pF require external load capacitors.
3. In LFXO_CAL Register
4. In LFXO_CFG Register
5. The effective load capacitance seen by the crystal will be C_{LFXO}/2. This is because each XTAL pin has a tuning cap and the two caps will be seen in series by the crystal

4.9.3 High Frequency RC Oscillator (HFRCO)

Unless otherwise indicated, typical conditions are: AVDD = DVDD = 3.3 V. T_A = 25 °C. Minimum and maximum values in this table represent the worst conditions across process variation, operating supply voltage range, and operating temperature range.

Table 4.12. High Frequency RC Oscillator (HFRCO)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Frequency Accuracy	F_{HFRCO_ACC}	For all production calibrated frequencies	-3	—	3	%
Current consumption on all supplies[1]	I_{HFRCO}	F_{HFRCO} = 4 MHz	—	28	—	µA
		F_{HFRCO} = 5 MHz[2]	—	29	—	µA
		F_{HFRCO} = 7 MHz	—	59	—	µA
		F_{HFRCO} = 10 MHz[2]	—	63	—	µA
		F_{HFRCO} = 13 MHz	—	77	—	µA
		F_{HFRCO} = 16 MHz	—	87	—	µA
		F_{HFRCO} = 19 MHz	—	90	—	µA
		F_{HFRCO} = 20 MHz[2]	—	107	—	µA
		F_{HFRCO} = 26 MHz	—	116	—	µA
		F_{HFRCO} = 32 MHz	—	139	—	µA
		F_{HFRCO} = 38 MHz[3]	—	170	—	µA
		F_{HFRCO} = 40 MHz[2]	—	172	—	µA
		F_{HFRCO} = 48 MHz[3]	—	207	—	µA
		F_{HFRCO} = 56 MHz[3]	—	228	—	µA
		F_{HFRCO} = 64 MHz[3]	—	269	—	µA
		F_{HFRCO} = 80 MHz[3]	—	285	—	µA
Clock Out current for HFRCODPLL[4]	$I_{CLKOUT\_HFRCODPLL}$	FORCEEN bit of HFRCO0_CTRL = 1	—	3.0	—	µA/MHz
Clock Out current for HFRCOEM23[4]	$I_{CLKOUT\_HFRCOEM23}$	FORCEEN bit of HFRCOEM23_CTRL = 1	—	1.6	—	µA/MHz
Startup Time[5]	$T_{STARTUP}$	FREQRANGE = 0 to 7	—	1.2	—	µs
		FREQRANGE = 8 to 15	—	0.6	—	µs

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Band Frequency Limits[6]	f_{HFRCO_BAND}	FREQRANGE = 0	3.71	—	5.24	MHz
		FREQRANGE = 1	4.39	—	6.26	MHz
		FREQRANGE = 2	5.25	—	7.55	MHz
		FREQRANGE = 3	6.22	—	9.01	MHz
		FREQRANGE = 4	7.88	—	11.6	MHz
		FREQRANGE = 5	9.9	—	14.6	MHz
		FREQRANGE = 6	11.5	—	17	MHz
		FREQRANGE = 7	14.1	—	20.9	MHz
		FREQRANGE = 8	16.4	—	24.7	MHz
		FREQRANGE = 9	19.8	—	30.4	MHz
		FREQRANGE = 10	22.7	—	34.9	MHz
		FREQRANGE = 11	28.6	—	44.4	MHz
		FREQRANGE = 12	33	—	51.1	MHz
		FREQRANGE = 13	42.2	—	64.6	MHz
		FREQRANGE = 14	48.8	—	74.8	MHz
		FREQRANGE = 15	57.6	—	87.4	MHz

Note:

1. Does not include additional clock tree current. See specifications for additional current when selected as a clock source for a particular clock multiplexer.
2. This frequency is calibrated for the HFRCOEM23 only.
3. This frequency is calibrated for the HFRCODPLL (HFRCO0) only.
4. When the HFRCO is enabled for characterization using the FORCEEN bit, the total current will be the HFRCO core current plus the specified CLKOUT current. When the HFRCO is enabled on demand, the clock current may be different.
5. Hardware delay ensures settling to within ± 0.5%. Hardware also enforces this delay on a band change.
6. The frequency band limits represent the lowest and highest frequency which each band can achieve over the operating range.

4.9.4 Fast Start_Up RC Oscillator (FSRCO)

Table 4.13. Fast Start_Up RC Oscillator (FSRCO)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
FSRCO frequency	F_{FSRCO}		17.2	20	21.2	MHz

4.9.5 Low Frequency RC Oscillator (LFRCO)

Table 4.14. Low Frequency RC Oscillator (LFRCO)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Nominal oscillation frequency	F_{LFRCO}		—	32.768	—	kHz
Frequency accuracy	F_{LFRCO_ACC}		-3	—	3	%
Frequency calibration step	F_{TRIM_STEP}	Typical trim step at mid-scale	—	0.33	—	%
Startup time	$t_{STARTUP}$		—	231	—	µs
Current consumption	I_{LFRCO}		—	177	—	nA

4.9.6 Ultra Low Frequency RC Oscillator

Table 4.15. Ultra Low Frequency RC Oscillator

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Oscillation Frequency	F_{ULFRCO}		0.944	1.0	1.095	kHz

4.10 GPIO Pins

Table 4.16. GPIO Pins

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Leakage current	I_{LEAK_IO}	MODEx = DISABLED, IOVDD = 1.71 V	—	1.9	—	nA
		MODEx = DISABLED, IOVDD = 3.3 V	—	2.5	—	nA
		MODEx = DISABLED, IOVDD = 3.8 V, T_A = 125 °C, Pins PA00, PB00, and PB01	—	—	250	nA
		MODEx = DISABLED, IOVDD = 3.8 V, T_A = 125 °C, all other GPIO	—	—	200	nA
Input low voltage[1]	V_{IL}	Any GPIO pin	—	—	0.3 * IOVDD	V
		RESETn	—	—	0.3 * DVDD	V
Input high voltage[1]	V_{IH}	Any GPIO pin	0.7 * IOVDD	—	—	V
		RESETn	0.7 * DVDD	—	—	V
Hysteresis of input voltage	V_{HYS}	Any GPIO pin	0.05 * IOVDD	—	—	V
		RESETn	0.05 * DVDD	—	—	V
Output high voltage	V_{OH}	Sourcing 20mA, IOVDD = 3.3 V	0.8 * IOVDD	—	—	V
		Sourcing 8mA, IOVDD = 1.71 V	0.6 * IOVDD	—	—	V
Output low voltage	V_{OL}	Sinking 20mA, IOVDD = 3.3 V	—	—	0.2 * IOVDD	V
		Sinking 8mA, IOVDD = 1.71 V	—	—	0.4 * IOVDD	V
GPIO rise time	T_{GPIO_RISE}	IOVDD = 3.3 V, C_{load} = 50pF, SLEWRATE = 4, 10% to 90%	—	8.4	—	ns
		IOVDD = 1.7 V, C_{load} = 50pF, SLEWRATE = 4, 10% to 90%	—	13	—	ns
GPIO fall time	T_{GPIO_FALL}	IOVDD = 3.3 V, C_{load} = 50pF, SLEWRATE = 4, 90% to 10%	—	7.1	—	ns
		IOVDD = 1.7 V, C_{load} = 50pF, SLEWRATE = 4, 90% to 10%	—	11.9	—	ns
Pull up/down resistance[2]	R_{PULL}	Any GPIO pin. Pull-up to IOVDD: MODEn = DISABLE DOUT=1. Pull-down to VSS: MODEn = WIREDORPULLDOWN DOUT = 0.	33	44	55	kΩ
		RESETn pin. Pull-up to DVDD	33	44	55	kΩ
Maximum filtered glitch width	T_{GF}	MODE = INPUT, DOUT = 1	—	27	—	ns

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
RESETn low time to ensure pin reset	T_{RESET}		100	—	—	ns

Note:
1. GPIO input thresholds are proportional to the IOVDD pin. RESETn input thresholds are proportional to DVDD.
2. GPIO pull-ups connect to IOVDD supply, pull-downs connect to VSS. RESETn pull-up connects to DVDD.

4.11 Analog to Digital Converter (IADC)

Specified at 1 Msps, ADCCLK = 10 MHz, OSR = 2, unless otherwise indicated.

Table 4.17. Analog to Digital Converter (IADC)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Main analog supply	V_{AVDD}	Normal mode	1.71	—	3.8	V
		High-Speed mode	1.71	—	3.8	V
		High-Accuracy mode	1.71	—	3.8	V
Maximum Input Range[1]	V_{IN_MAX}	Maximum allowable input voltage	0	—	AVDD	V
Full-Scale Voltage	V_{FS}	Voltage required for Full-Scale measurement	—	V_{REF} / Gain	—	V
Input Measurement Range	V_{IN}	Differential Mode - Plus and Minus inputs	$-V_{FS}$	—	$+V_{FS}$	V
		Single Ended Mode - One input tied to ground	0	—	V_{FS}	V
Input Sampling Capacitance	Cs	Analog Gain = 1x	—	1.8	—	pF
		Analog Gain = 2x	—	3.6	—	pF
		Analog Gain = 3x	—	5.4	—	pF
		Analog Gain = 4x	—	7.2	—	pF
		Analog Gain = 0.5x	—	0.9	—	pF
ADC clock frequency	f_{ADC_CLK}	Normal mode, Gain = 1x or 0.5x	—	—	10	MHz
		Normal mode, Gain = 2x	—	—	5	MHz
		Normal mode, Gain = 3x or 4x	—	—	2.5	MHz
		High-Speed mode, Gain = 1x or 0.5x	—	—	20	MHz
		High-Speed mode, Gain = 2x	—	—	10	MHz
		High-Speed mode, Gain = 3x or 4x	—	—	5	MHz
		High-Accuracy mode	—	—	5	MHz
Input sampling frequency	f_S	Normal Mode	—	$f_{ADC\_CLK}/4$	—	MHz
		High-Speed Mode	—	$f_{ADC\_CLK}/4$	—	MHz
		High-Accuracy Mode	—	$f_{ADC\_CLK}/5$	—	MHz
Throughput rate	f_{SAMPLE}	Normal mode, f_{ADC_CLK} = 10 MHz, OSR = 2	—	—	1	Msps
		Normal mode, f_{ADC_CLK} = 10 MHz, OSR = 32	—	—	76.9	ksps
		High-Speed mode, f_{ADC_CLK} = 20 MHz, OSR = 2	—	—	2	Msps
		High-Accuracy mode, f_{ADC_CLK} = 5 MHz, OSR = 92	—	—	10.7	ksps
		High-Accuracy mode, f_{ADC_CLK} = 5 MHz, OSR = 256	—	—	3.88	ksps

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Current from all supplies, Continuous operation	I_{ADC_CONT}	Normal Mode, 1 Msps, OSR = 2, f_{ADC_CLK} = 10 MHz	—	305	385	µA
		High-Speed Mode, 2 Msps, OSR = 2, f_{ADC_CLK} = 20 MHz	—	550	655	µA
		High-Accuracy Mode, 10.7 ksps, OSR = 92, f_{ADC_CLK} = 5 MHz	—	102	170	µA
Current in Standby mode. ADC is not functional but can wake up in 1us.	I_{STBY}	Normal mode	—	17	—	µA
		High-Speed mode	—	21	—	µA
		High-Accuracy mode	—	10	—	µA
ADC Startup Time	$t_{startup}$	From power down state	—	5	—	µs
		From standby state	—	1	—	µs
Normal Mode ADC Resolution[2]	Resolution	OSR = 2	—	12	—	bits
		OSR = 32	—	16	—	bits
High-Speed Mode ADC Resolution[2]	$Resolution_{HS}$	OSR = 2	—	12	—	bits
		OSR = 32	—	16	—	bits
High-Accuracy Mode ADC Resolution	$Resolution_{HA}$	High Accuracy mode. Typical value is for default OSR = 92 for 10.7 ksps, max value is limited by code length.	—	16	20	bits
Differential Nonlinearity	DNL	Normal mode. Differential Input. OSR = 2 (No missing codes)	-1	+/- 0.25	1.5	LSB12
		High Speed mode. Differential Input. OSR = 2	-1	+/- 0.25	1.5	LSB12
		High-Accuracy mode[3]. Differential Input. 10.7 ksps with OSR = 92	-1	—	1	LSB16
Integral Nonlinearity	INL	Normal mode. Differential Input, OSR = 2	-2.5	+/- 0.65	2.5	LSB12
		High-Speed mode. Differential Input.	-2.5	+/- 0.65	2.5	LSB12
		High-Accuracy mode[3]. Differential Input. External VREF = 1.25 V. 10.7 ksps with OSR = 92	—	+/- 0.25	—	LSB16

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Effective number of bits[4]	ENOB	Normal Mode, Differential Input. Gain = 1x, OSR = 2, f_{IN} = 10 kHz, Internal VREF = 1.21V	10.7	11.7	—	bits
		Normal Mode, Differential Input. Gain = 1x, OSR = 32, f_{IN} = 2.5 kHz, Internal VREF = 1.21 V.	—	13.5	—	bits
		Normal Mode, Differential Input. Gain = 1x, OSR = 32, f_{IN} = 2.5 kHz, External VREF = 1.25 V.	—	14.3	—	bits
		High Speed mode. Differential Input. Gain = 1x, OSR = 2, f_{IN} = 10 kHz, Internal VREF = 1.21 V	10.7	11.7	—	bits
		High-Accuracy mode[3]. Differential Input. Gain = 1x, f_{IN} = 100 Hz, External VREF = 1.25 V. 10.7 ksps with OSR = 92	14.3	15.5	—	bits
		High-Accuracy mode[3]. Differential Input. Gain = 1x, f_{IN} = 100 Hz, External VREF = 1.25 V. 3.88 ksps with OSR = 256	—	16.1	—	bits
Signal to Noise + Distortion Ratio Normal Mode[4]	SNDR	Differential Input. Gain=1x, OSR = 2, f_{IN} = 10 kHz, Internal VREF = 1.21V	66	72.3	—	dB
		Differential Input. Gain=2x, OSR = 2, f_{IN} = 10 kHz, Internal VREF = 1.21V	—	72.3	—	dB
		Differential Input. Gain=4x, OSR = 2, f_{IN} = 10 kHz, Internal VREF = 1.21V	—	68.8	—	dB
		Differential Input. Gain=0.5x, OSR = 2, f_{IN} = 10 kHz, Internal VREF = 1.21V	—	72.5	—	dB
		Differential Input. Gain = 1x, OSR = 64, f_{IN} = 1.25 kHz, Internal VREF = 1.21 V	—	83.9	—	dB
Signal to Noise + Distortion Ratio High-Speed mode	$SNDR_{HS}$	High Speed mode. Differential Input. Gain = 1x, OSR = 2, f_{IN} = 10 kHz, Internal VREF = 1.21 V	66	72.3	—	dB
		High Speed mode. Differential Input. Gain = 2x, OSR = 2, f_{IN} = 10 kHz, Internal VREF = 1.21 V	—	72.3	—	dB
		High Speed mode. Differential Input. Gain = 4x, OSR = 2, f_{IN} = 10 kHz, Internal VREF = 1.21 V	—	68.8	—	dB
		High Speed mode. Differential Input. Gain = 0.5x, OSR = 2, f_{IN} = 10 kHz, Internal VREF = 1.21 V	—	72.5	—	dB

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Signal to Noise + Distortion Ratio High-Accuracy mode[3]	SNDR$_{HA}$	High-Accuracy. Differential Input. Gain = 1x, f$_{IN}$ = 100 Hz, External VREF = 1.25 V. 3.88 ksps with OSR = 256	—	98.7	—	dB
		High-Accuracy. Differential Input. Gain = 1x, f$_{IN}$ = 100 Hz, External VREF = 1.25 V. 10.7 ksps with OSR = 92	88	94.8	—	dB
		High-Accuracy. Differential Input. Gain = 2x, f$_{IN}$ = 100 Hz, External VREF = 1.25 V. 10.7 ksps with OSR = 92	—	93.5	—	dB
		High-Accuracy. Differential Input. Gain = 4x, f$_{IN}$ = 100 Hz, External VREF = 1.25 V. 10.7 ksps with OSR = 92	—	91.0	—	dB
		High-Accuracy. Differential Input. Gain = 0.5x, f$_{IN}$ = 100 Hz, External VREF = 1.25 V. 10.7 ksps with OSR = 92	—	94.7	—	dB
Total Harmonic Distortion	THD	Normal mode, Differential Input. Gain = 1x, OSR = 2, f$_{IN}$ = 10 kHz, Internal VREF = 1.21 V	—	-80.8	-70	dB
		High Speed mode, Differential Input. Gain = 1x, OSR = 2, f$_{IN}$ = 10 kHz, Internal VREF = 1.21 V	—	-80.8	-70	dB
		High-Accuracy mode[3], Differential Input. f$_{IN}$ = 100 Hz, External VREF = 1.25 V. 10.7 ksps with OSR = 92	—	-110	-94	dB
Spurious-Free Dynamic Range	SFDR	Normal mode, Differential Input. Gain = 1x, OSR = 2, f$_{IN}$ = 10 kHz, Internal VREF = 1.21 V	72	86.5	—	dB
		High Speed mode, Differential Input. Gain = 1x, f$_{IN}$ = 10 kHz, Internal VREF = 1.21 V	72	86.5	—	dB
		High-Accuracy mode[3], Differential Input. f$_{IN}$ = 100 Hz, External VREF = 1.25 V. 10.7 ksps with OSR = 92	100	118.1	—	dB
Common Mode Rejection Ratio	CMRR	Normal mode. DC to 100 Hz	—	87.0	—	dB
		Normal mode. AC high frequency.	—	68.6	—	dB
		High-Speed mode. DC to 100 Hz	—	86.3	—	dB
		High-Speed mode. AC high frequency.	—	59.0	—	dB
		High-Accuracy mode[3]. DC to 100 Hz	—	93.8	—	dB
		High Accuracy mode[3]. AC high frequency.	—	87.0	—	dB

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Power Supply Rejection Ratio	PSRR	Normal mode. DC to 100 Hz	—	80.4	—	dB
		Normal mode. AC high frequency, using internal VBGR	—	33.4	—	dB
		Normal mode. AC high frequency, using VREF pad	—	65.2	—	dB
		High Speed modes. DC to 100 Hz	—	79.8	—	dB
		High-Speed mode. AC high frequency, using internal VBGR	—	31.0	—	dB
		High Speed mode. AC high frequency, using VREF pad	—	65.0	—	dB
		High Accuracy mode[3]. DC to 100 Hz	—	124	—	dB
		High-Accuracy mode[3]. AC high frequency, using external VREF pin.	—	85.0	—	dB
External reference voltage range[1]	V_{EVREF}		1.0	—	AVDD	V
Offset Error, Normal mode	OFFSET	GAIN = 1 and 0.5, Differential Input	-3	0.27	3	LSB12
		GAIN = 2, Differential Input	-4	0.27	4	LSB12
		GAIN = 3, Differential Input	-4	0.25	4	LSB12
		GAIN = 4, Differential Input	-4	0.29	4	LSB12
Offset Error, High-speed mode	$OFFSET_{HS}$	GAIN = 1 and 0.5, Differential Input	-3	0.27	3	LSB12
		GAIN = 2, Differential Input	-4	0.27	4	LSB12
		GAIN = 3, Differential Input	-4	0.25	4	LSB12
		GAIN = 4, Differential Input	-4	0.29	4	LSB12
Offset Error, High-accuracy mode[3]	$OFFSET_{HA}$	All GAIN settings, Differential Input	-7	0.25	7	LSB16
Gain Error, Normal mode	GE	GAIN = 1 and 0.5, using external VREF, direct mode, f_{ADC_CLK} = 10 MHz	-0.3	0.069	0.3	%
		GAIN = 2, using external VREF, direct mode, f_{ADC_CLK} = 5 MHz	-0.4	0.151	0.4	%
		GAIN = 3, using external VREF, direct mode, f_{ADC_CLK} = 2.5 MHz	-0.7	0.186	0.7	%
		GAIN = 4, using external VREF, direct mode, f_{ADC_CLK} = 2.5 MHz	-1.1	0.227	1.1	%
		Internal VREF [5], all GAIN settings	-1.5	0.023	1.5	%

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Gain Error, High-speed mode	GE_{HS}	GAIN = 1 and 0.5, using external VREF, direct mode, f_{ADC_CLK} = 20 MHz	-0.3	0.069	0.3	%
		GAIN = 2, using external VREF, direct mode, f_{ADC_CLK} = 10 MHz	-0.4	0.151	0.4	%
		GAIN = 3, using external VREF, direct mode, f_{ADC_CLK} = 5 MHz	-0.7	0.186	0.7	%
		GAIN = 4, using external VREF, direct mode, f_{ADC_CLK} = 5 MHz	-1.1	0.227	1.1	%
		Internal VREF [5], all GAIN settings	-1.5	0.023	1.5	%
Gain Error, High-accuracy mode[3]	GE_{HA}	GAIN = 1 and 0.5, using external VREF, direct mode, f_{ADC_CLK} = 5 MHz	-0.2	0.003	0.2	%
		GAIN = 2, using external VREF, direct mode, f_{ADC_CLK} = 5 MHz	-0.2	0.003	0.2	%
		GAIN = 3, using external VREF, direct mode, f_{ADC_CLK} = 5 MHz	-0.2	0.003	0.2	%
		GAIN = 4, using external VREF, direct mode, f_{ADC_CLK} = 5 MHz	-0.2	0.003	0.2	%
Internal Reference voltage	V_{IVREF}		—	1.21	—	V

Note:

1. When inputs are routed to external GPIO pins, the maximum pin voltage is limited to the lower of the IOVDD and AVDD supplies.
2. ADC output resolution depends on the OSR and digital averaging settings. With no digital averaging, ADC output resolution is 12 bits at OSR = 2, 13 bits at OSR = 4, 14 bits at OSR = 8, 15 bits at OSR = 16, 16 bits at OSR = 32 and 17 bits at OSR = 64. Digital averaging has a similar impact on ADC output resolution. See the product reference manual for additional details.
3. High-Accuracy mode performance specifications are tested with inputs applied to the dedicated AIN pins.
4. The relationship between ENOB and SNDR is specified according to the equation: ENOB = (SNDR - 1.76) / 6.02.
5. Includes error from internal VREF drift.

4.12 Analog Comparator (ACMP)

Table 4.18. Analog Comparator (ACMP)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
ACMP Supply current	I_{ACMP}	BIAS = 0 [1], HYST = DISABLED (100 °C max)	—	65	—	nA
		BIAS = 1 [1], HYST = DISABLED	—	265	—	nA
		BIAS = 2 [1], HYST = DISABLED	—	671	—	nA
		BIAS = 3 [1], HYST = DISABLED	—	2.5	—	µA
		BIAS = 4, HYST = DISABLED	—	5.4	—	µA
		BIAS = 5, HYST = DISABLED	—	10.9	—	µA
		BIAS = 6, HYST = DISABLED	—	28	—	µA
		BIAS = 7, HYST = DISABLED	—	51	100	µA
ACMP Supply current with Hysteresis	I_{ACMP_WHYS}	BIAS = 0 [1], HYST = SYM30MV (100 °C max)	—	84	—	nA
		BIAS = 1 [1], HYST = SYM30MV	—	363	—	nA
		BIAS = 2 [1], HYST = SYM30MV	—	929	—	nA
		BIAS = 3 [1], HYST = SYM30MV	—	3.5	—	µA
		BIAS = 4, HYST = SYM30MV	—	7.3	—	µA
		BIAS = 5, HYST = SYM30MV	—	15.4	—	µA
		BIAS = 6, HYST = SYM30MV	—	39	—	µA
		BIAS = 7, HYST = SYM30MV	—	72	—	µA
Current consumption from VREFDIV in continuous mode	$I_{VREFDIV}$	NEGSEL = VREFDIVAVDD	—	3.5	—	µA
		NEGSEL = VREFDIV1V25	—	4.3	—	µA
		NEGSEL = VREFDIV2V5	—	7.0	—	µA
Current consumption from VREFDIV in sample/hold mode	$I_{VREFDIV\_SH}$	NEGSEL = VREFDIV2V5LP	—	77	—	nA
		NEGSEL = VREFDIV1V25LP	—	73	—	nA
		NEGSEL = VREFDIVAVDDLP	—	72	—	nA
Current consumption from VSENSEDIV in continuous mode	$I_{VSENSEDIV}$	NEGSEL = VSENSE01DIV4	—	1.8	—	µA
Current consumption from VSENSEDIV in sample/hold mode	$I_{VSENSEDIV\_SH}$	NEGSEL = VSENSE01DIV4LP	—	59	—	nA
Hysteresis (BIAS = 0)	V_{HYST_0}	HYST = SYM10MV[2]	—	21	—	mV
		HYST = SYM20MV[2]	—	39	—	mV
		HYST = SYM30MV[2]	—	55	—	mV
Reference Voltage	$V_{ACMPREF}$	Internal 1.25 V Reference	1.19	1.25	1.31	V
		Internal 2.5 V Reference	2.34	2.5	2.75	V

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Input offset voltage	V_{OFFSET}	BIAS = 0, VCM = 0.15 to AVDD - 0.15 V	-25	—	25	mV
		BIAS = 2, VCM = 0.15 to AVDD - 0.15 V	-25	—	25	mV
		BIAS = 4, VCM = 0.15 to AVDD - 0.15 V	-25	—	25	mV
		BIAS = 7, VCM = 0.15 to AVDD - 0.15 V	-30	—	30	mV
Input Range	V_{IN}	Input Voltage Range	0	—	AVDD	V
Comparator delay with 100 mV overdrive	T_{DELAY}	BIAS = 0, (100 °C max)	—	10	—	µs
		BIAS = 1	—	2.8	—	µs
		BIAS = 2	—	1.3	—	µs
		BIAS = 3	—	0.53	—	µs
		BIAS = 4	—	218	—	ns
		BIAS = 5	—	123	—	ns
		BIAS = 6	—	73	—	ns
		BIAS = 7	—	58	—	ns
Capacitive Sense Oscillator Resistance	$R_{CSRESSEL}$	CSRESSEL = 0	—	14	—	kΩ
		CSRESSEL = 1	—	24	—	kΩ
		CSRESSEL = 2	—	43	—	kΩ
		CSRESSEL = 3	—	60	—	kΩ
		CSRESSEL = 4	—	80	—	kΩ
		CSRESSEL = 5	—	99	—	kΩ
		CSRESSEL = 6	—	120	—	kΩ

Note:

1. When using the 1.25 V or 2.5 V VREF in continuous mode (VREFDIV1V25 or VREFDIV2V5) and BIAS < 4, an additional 1 µA of supply current is required.
2. V_{CM} = 1.25 V

4.13 Digital to Analog Converter (VDAC)

Table 4.19. Digital to Analog Converter (VDAC)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Output voltage	V_{DACOUT}		0	—	VREF	V
Output Current	I_{DACOUT}		-10	—	10	mA
DAC clock frequency	f_{DAC}		—	—	1	MHz
Sample rate	SR_{DAC}	$f_{DAC} = f_{DAC(max)}$	—	—	500	ksps
Resolution	$N_{RESOLUTION}$		—	12	—	bits
Load Capacitance[1]	C_{LOAD}	High Power and Lower Power Modes	—	—	50	pF
		High Capacitance Load Mode	25	—	—	nF
Load Resistance	R_{LOAD}		5	—	—	kΩ
Current consumption, Dynamic, 500 ksps, 1 channel active[2]	$I_{DAC\_1\_500}$	High Power Mode	—	253	—	µA
		Low Power Mode	—	154	—	µA
Current consumption, Dynamic, 500 ksps, 2 channels active[2]	$I_{DAC\_2\_500}$	High Power Mode	—	430	—	µA
		Low Power Mode	—	225	—	µA
Current consumption, Static, 1 channel active[3]	$I_{DAC\_1\_STAT}$	High Power Mode	—	77	—	µA
		Low Power Mode	—	31	—	µA
		High Capacitance Mode	—	42	—	µA
Current consumption, Static, 2 channels active[3]	$I_{DAC\_2\_STAT}$	High Power Mode	—	258	400	µA
		Low Power Mode	—	53	65	µA
		High Capacitance Mode	—	74	—	µA
Startup time	$t_{DACSTARTUP}$	Enable to 90% full scale output, settling to 10 LSB	—	4.5	4.9	µs
Settling time	$t_{DACSETTLE}$	High Power Mode, 25% to 75% of full scale, settling to 10 LSB	—	1.1	1.6	µs
		Low Power Mode, 25% to 75% of full scale, settling to 1%	—	2.7	—	µs
Output impedance	R_{OUT}	Main Output, High Power Mode	—	2.2	—	Ω
		Main Output, Low Power Mode	—	3.3	—	Ω
Power supply rejection ratio[4]	PSRR	Vout = 50% full scale, DC output	—	72	—	dB
Signal to noise and distortion ratio	$SNDR_{DAC}$	High Power mode, 500 ksps, internal 2.5 V reference, 1 kHz sine wave input, BW limited to 250 kHz	65.8	67.2	—	dB
		High Power mode, 500 ksps, internal 2.5 V reference, 1 kHz sine wave input, BW limited to 22 kHz	68.0	70.6	—	dB
Total Harmonic Distortion	THD	High Power Mode, internal 2.5 V reference, 1 kHz sine wave input	—	-72.5	-68.7	dB

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Integral Non-Linearity	INL_{DAC}	High Power Mode, Across full temperature range	-5	+/-1	5	LSB
Differential Non-Linearity[5]	DNL_{DAC}	High Power Mode, Across full temperature range	-1	+/-0.5	1.3	LSB
Offset error[6]	V_{OFFSET}	High Power mode	-15	—	15	mV
		Low Power Mode	-25	—	25	mV
		High Capacitance Load mode	-35	—	35	mV
Gain error[6]	V_{GAIN}	1.25 V internal reference	1.5	—	1.5	%
		2.5 V internal reference	-2	—	2	%
		External Reference	-0.6	—	0.6	%
External Reference Voltage[7]	V_{EXTREF}		1.1	—	V_AVDD	V

Note:

1. Main outputs only.
2. Dynamic current specifications are for VDAC circuitry operating at max clock frequency with the output updated at the specified sampling rate using DMA transfers. Output is a 1 kHz sine wave from 10% to 90% full scale. Specified current does not include current required to drive the external load. Measurement includes all current from AVDD and DVDD supplies.
3. Static current specifications are for VDAC circuitry operating after a one-time update to a static output at 50% full scale, with the VDAC APB clock disabled. Specified current does not include current required to drive the external load. Measurement includes all current from AVDD and DVDD supplies.
4. PSRR calculated as $20 * \log_{10}(\Delta VDD / \Delta V_{OUT})$.
5. Entire range is monotonic and has no missing codes.
6. Gain is calculated by measuring the slope from 10% to 90% of full scale. Offset is calculated by comparing actual VDAC output at 10% of full scale to ideal VDAC output at 10% of full scale with the measured gain.
7. External reference voltage on VREFP pin or PA00 when used for VREFP

4.14 LCD

Table 4.20. LCD

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
LCD Temperature Range	T_{RANGE}		-40	—	105	°C
Frame rate	f_{LCDFR}		30	—	100	Hz
LCD supply range[1][2]	V_{LCDIN}		1.71	—	3.8	V
LCD output voltage range[2]	V_{LCD}	Step-down mode with external LCD capacitor	2.4	—	MIN(3.6, V_{LCDIN} - 0.1)	V
		Charge pump mode with external LCD capacitor	2.4	—	MIN(3.6, 1.9 * V_{LCDIN})	V
Contrast control step size	$STEP_{CONTRAST}$	Charge pump or Step-down mode	—	50	—	mV
Contrast control step accuracy[3]	$ACC_{CONTRAST}$		—	+/-1.5	—	%

Note:

1. V_{LCDIN} is selectable between the AVDD or DVDD supply pins, depending on EMU_PWRCTRL_ANASW.
2. V_{LCDIN} and V_{LCD} should be a maximum of 2 V above V_{IOVDD} to avoid additional leakage through the GPIO pins used for LCD functions.
3. Step size accuracy is measured relative to the typical step size, and typ value represents one standard deviation.

4.15 Temperature Sensor

Table 4.21. Temperature Sensor

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Temperature sensor range[1]	T_{RANGE}		-40	—	125	°C
Temperature sensor resolution	$T_{RESOLUTION}$		—	0.25	—	°C
Measurement noise (RMS)	T_{NOISE}	Single measurement	—	0.6	—	°C
		16-sample average (TEMPAVG-NUM = 0)	—	0.17	—	°C
		64-sample average (TEMPAVG-NUM = 1)	—	0.12	—	°C
Temperature offset	T_{OFF}	Mean error of uncorrected output across full temperature range	—	3.1	—	°C
Temperature sensor accuracy[2][3]	T_{ACC}	Direct output accuracy after mean error (T_{OFF}) removed	—	+/-3	—	°C
		After linearization in software, no calibration	—	+/-2	—	°C
		After linearization in software, with single-temperature calibration at 25 °C[4]	—	+/-1.5	—	°C
Measurement interval	t_{MEAS}		—	250	—	ms

Note:

1. The sensor reports absolute die temperature in Kelvin (K). All specifications are in °C to match the units of the specified product temperature range.
2. Error is measured as the deviation of the mean temperature reading from the expected die temperature. Accuracy numbers represent statistical minimum and maximum using ± 4 standard deviations of measured error.
3. The raw output of the temperature sensor is a predictable curve. It can be linearized with a polynomial function for additional accuracy.
4. Assuming calibration accuracy of ± 0.25 °C.

4.16 Brown Out Detectors

4.16.1 DVDD BOD

BOD thresholds on DVDD in EM0 and EM1 only, unless otherwise noted. Typical conditions are at T_A = 25 °C. Minimum and maximum values in this table represent the worst conditions across process variation, operating supply voltage range, and operating temperature range.

Table 4.22. DVDD BOD

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
BOD threshold	V_{DVDD_BOD}	Supply Rising	—	1.67	1.71	V
		Supply Falling	1.62	1.65	—	V
BOD response time	$t_{DVDD\_BOD\_DELAY}$	Supply dropping at 100 mV/µs slew rate[1]	—	0.95	—	µs
BOD hysteresis	$V_{DVDD\_BOD\_HYST}$		—	22	—	mV

Note:
1. If the supply slew rate exceeds the specified slew rate, the BOD may trip later than expected (at a threshold below the minimum specified threshold), or the BOD may not trip at all (e.g., if the supply ramps down and then back up at a very fast rate)

4.16.2 LE DVDD BOD

BOD thresholds on DVDD pin for low energy modes EM2 to EM4, unless otherwise noted.

Table 4.23. LE DVDD BOD

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
BOD threshold	$V_{DVDD\_LE\_BOD}$	Supply Falling	1.5	—	1.71	V
BOD response time	$t_{DVDD\_LE\_BOD\_DELAY}$	Supply dropping at 2 mV/µs slew rate[1]	—	50	—	µs
BOD hysteresis	$V_{DVDD\_LE\_BOD\_HYST}$		—	20	—	mV

Note:
1. If the supply slew rate exceeds the specified slew rate, the BOD may trip later than expected (at a threshold below the minimum specified threshold), or the BOD may not trip at all (e.g., if the supply ramps down and then back up at a very fast rate)

4.16.3 AVDD and IOVDD BODs

BOD thresholds for AVDD BOD and IOVDD BOD. Available in all energy modes.

Table 4.24. AVDD and IOVDD BODs

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
BOD threshold	V_{BOD}	Supply falling	1.45	—	1.71	V
BOD response time	t_{BOD_DELAY}	Supply dropping at 2 mV/μs slew rate[1]	—	50	—	μs
BOD hysteresis	V_{BOD_HYST}		—	20	—	mV
Note:						
1. If the supply slew rate exceeds the specified slew rate, the BOD may trip later than expected (at a threshold below the minimum specified threshold), or the BOD may not trip at all (e.g., if the supply ramps down and then back up at a very fast rate)						

4.17 Pulse Counter

Table 4.25. Pulse Counter

| Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Input frequency	F_{IN}	Asynchronous Single and Quadrature Modes	—	—	1.0	MHz
		Sampled Modes with Debounce filter set to 0.	—	—	8	kHz
Setup time in asynchronous external clock mode	$t_{SU\_S1N\_S0N}$	S1N (data) to S0N (clock)	50	—	—	ns
Hold time in asynchronous external clock mode	$t_{HD\_S0N\_S1N}$	S0N (clock) to S1N (data)	50	—	—	ns

4.18 USART SPI Main Timing

Figure 4.1. SPI Main Timing (SMSDELAY = 0)

Figure 4.2. SPI Main Timing (SMSDELAY = 1)

4.18.1 USART SPI Main Timing, Voltage Scaling = VSCALE2

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD) on consecutive pins. All GPIO set to slew rate = 6.

Table 4.26. USART SPI Main Timing, Voltage Scaling = VSCALE2

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
SCLK period[1][2][3]	t_{SCLK}		$2*t_{PCLK}$	—	—	ns
CS to MOSI[1][2]	t_{CS_MO}		-21	—	23.5	ns
SCLK to MOSI[1][2]	t_{SCLK_MO}		-10	—	17	ns
MISO setup time[1][2]	t_{SU_MI}	IOVDD = 1.62 V	41.5	—	—	ns
		IOVDD = 3.3 V	31.5	—	—	ns
MISO hold time[1][2]	t_{H_MI}		-9.0	—	—	ns

Note:
1. Applies for both CLKPHA = 0 and CLKPHA = 1.
2. Measurement done with 8 pF output loading at 10% and 90% of the I/O supply.
3. t_{PCLK} is one period of the selected PCLK.

4.18.2 USART SPI Main Timing, Voltage Scaling = VSCALE1

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD) on consecutive pins. All GPIO set to slew rate = 6.

Table 4.27. USART SPI Main Timing, Voltage Scaling = VSCALE1

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
SCLK period[1][2][3]	t_{SCLK}		$2*t_{PCLK}$	—	—	ns
CS to MOSI[1][2]	t_{CS_MO}		-32.5	—	35.5	ns
SCLK to MOSI[1][2]	t_{SCLK_MO}		-9.5	—	32	ns
MISO setup time[1][2]	t_{SU_MI}	IOVDD = 1.62 V	52	—	—	ns
		IOVDD = 3.3 V	43.5	—	—	ns
MISO hold time[1][2]	t_{H_MI}		-9.5	—	—	ns

Note:
1. Applies for both CLKPHA = 0 and CLKPHA = 1.
2. Measurement done with 8 pF output loading at 10% and 90% of the I/O supply.
3. t_{PCLK} is one period of the selected PCLK.

#### 4.19 USART SPI Secondary Timing

**Figure 4.3. SPI Secondary Timing (SSSEARLY = 0)**

Figure 4.4. SPI Secondary Timing (SSSEARLY = 1)

4.19.1 USART SPI Secondary Timing, Voltage Scaling = VSCALE2

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD) on consecutive pins. All GPIO set to slew rate = 6.

Table 4.28. USART SPI Secondary Timing, Voltage Scaling = VSCALE2

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
SCLK period[1][2][3]	t_{SCLK}		$6*t_{PCLK}$	—	—	ns
SCLK high time[1][2][3]	t_{SCLK_HI}		$2.5*t_{PCLK}$	—	—	ns
SCLK low time[1][2][3]	t_{SCLK_LO}		$2.5*t_{PCLK}$	—	—	ns
CS active to MISO[1][2]	$t_{CS\_ACT\_MI}$		20	—	67.5	ns
CS disable to MISO[1][2]	$t_{CS\_DIS\_MI}$		20	—	60	ns
MOSI setup time[1][2]	t_{SU_MO}		7	—	—	ns
MOSI hold time[1][2][3]	t_{H_MO}		10	—	—	ns
SCLK to MISO[1][2][3]	t_{SCLK_MI}		$15 + 1.5*t_{PCLK}$	—	$34 + 2.5*t_{PCLK}$	ns

Note:
1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).
2. Measurement done with 8 pF output loading at 10% and 90% of the I/O supply (figure shows 50%).
3. t_{PCLK} is one period of the selected PCLK.

4.19.2 USART SPI Secondary Timing, Voltage Scaling = VSCALE1

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD) on consecutive pins. All GPIO set to slew rate = 6.

Table 4.29. USART SPI Secondary Timing, Voltage Scaling = VSCALE1

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
SCLK period[1][2][3]	t_{SCLK}		$6*t_{PCLK}$	—	—	ns
SCLK high time[1][2][3]	t_{SCLK_HI}		$2.5*t_{PCLK}$	—	—	ns
SCLK low time[1][2][3]	t_{SCLK_LO}		$2.5*t_{PCLK}$	—	—	ns
CS active to MISO[1][2]	$t_{CS\_ACT\_MI}$		25.5	—	93	ns
CS disable to MISO[1][2]	$t_{CS\_DIS\_MI}$		26	—	83.5	ns
MOSI setup time[1][2]	t_{SU_MO}		11	—	—	ns
MOSI hold time[1][2][3]	t_{H_MO}		17.5	—	—	ns
SCLK to MISO[1][2][3]	t_{SCLK_MI}		$19 + 1.5*t_{PCLK}$	—	$47 + 2.5*t_{PCLK}$	ns

Note:
1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).
2. Measurement done with 8 pF output loading at 10% and 90% of the I/O supply (figure shows 50%).
3. t_{PCLK} is one period of the selected PCLK.

4.20 EUSART SPI Main Timing

Figure 4.5. SPI Main Timing

4.20.1 EUSART SPI Main Timing, Voltage Scaling = VSCALE2

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD) on consecutive pins. All GPIO set to slew rate = 6.

Table 4.30. EUSART SPI Main Timing, Voltage Scaling = VSCALE2

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
SCLK period[1] [2] [3]	t_{SCLK}		t_{CLK}	—	—	ns
CS to MOSI[1] [2]	t_{CS_MO}		-12	—	7	ns
SCLK to MOSI[1] [2]	t_{SCLK_MO}		-4	—	8	ns
MISO setup time [1] [2]	t_{SU_MI}		5.5	—	—	ns
MISO hold time[1] [2]	t_{H_MI}		5	—	—	ns

Note:

1. Applies for both CLKPHA = 0 and CLKPHA = 1.
2. Measurement done with 15 pF output loading at 10% and 90% of V_{DD}.
3. t_{CLK} is one period of the selected peripheral clock: EM01GRPCCLK for EUSART1/2, EUSART0CLK for EUSART0.

4.20.2 EUSART SPI Main Timing, Voltage Scaling = VSCALE1

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD) on consecutive pins. All GPIO set to slew rate = 6.

Table 4.31. EUSART SPI Main Timing, Voltage Scaling = VSCALE1

| Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
SCLK period[1][2][3]	t_{SCLK}		t_{CLK}	—	—	ns
CS to MOSI[1][2]	t_{CS_MO}		-21	—	14	ns
SCLK to MOSI[1][2]	t_{SCLK_MO}		-8	—	14	ns
MISO setup time [1][2]	t_{SU_MI}		9.5	—	—	ns
MISO hold time[1][2]	t_{H_MI}		8	—	—	ns
Note:						
1. Applies for both CLKPHA = 0 and CLKPHA = 1.						
2. Measurement done with 15 pF output loading at 10% and 90% of V_{DD}.						
3. t_{CLK} is one period of the selected peripheral clock: EM01GRPCCLK for EUSART1/2, EUSART0CLK for EUSART0.						

4.21 EUSART SPI Secondary Timing

Figure 4.6. SPI Secondary Timing

4.21.1 EUSART SPI Secondary Timing, Voltage Scaling = VSCALE2

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD) on consecutive pins. All GPIO set to slew rate = 6.

Table 4.32. EUSART SPI Secondary Timing, Voltage Scaling = VSCALE2

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
SCLK high time[1] [2]	t_{SCLK_HI}		50	—	—	ns
SCLK low time[1] [2]	t_{SCLK_LO}		50	—	—	ns
CS active to MISO[1] [2]	$t_{CS\_ACT\_MI}$		5	—	43	ns
CS disable to MISO[1] [2]	$t_{CS\_DIS\_MI}$		5	—	28	ns
MOSI setup time[1] [2]	t_{SU_MO}		5	—	—	ns
MOSI hold time[1] [2]	t_{H_MO}		6.5	—	—	ns
SCLK to MISO[1] [2]	t_{SCLK_MI}	IOVDD = 1.8 V	8.5	—	41	ns
		IOVDD = 3.3 V	8.5	—	30.5	ns

Note:
1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).
2. Measurement done with 15 pF output loading at 10% and 90% of V_{DD} (figure shows 50% of V_{DD}).

4.21.2 EUSART SPI Secondary Timing, Voltage Scaling = VSCALE1

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD) on consecutive pins. All GPIO set to slew rate = 6.

Table 4.33. EUSART SPI Secondary Timing, Voltage Scaling = VSCALE1

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
SCLK high time[1] [2]	t_{SCLK_HI}		50	—	—	ns
SCLK low time[1] [2]	t_{SCLK_LO}		50	—	—	ns
CS active to MISO[1] [2]	$t_{CS\_ACT\_MI}$		6	—	61.5	ns
CS disable to MISO[1] [2]	$t_{CS\_DIS\_MI}$		6	—	43.5	ns
MOSI setup time[1] [2]	t_{SU_MO}		9	—	—	ns
MOSI hold time[1] [2]	t_{H_MO}		12.5	—	—	ns
SCLK to MISO[1] [2]	t_{SCLK_MI}	IOVDD = 1.8 V	10.5	—	50.5	ns
		IOVDD = 3.3 V	10.5	—	42.5	ns

Note:
1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).
2. Measurement done with 15 pF output loading at 10% and 90% of V_{DD} (figure shows 50% of V_{DD}).

4.21.3 EUSART SPI Secondary Timing, Voltage Scaling = VSCALE0

Timing specifications at VSCALE0 apply to EUSART0 only, routed to DBUSAB on consecutive pins. All GPIO set to slew rate = 6.

Table 4.34. EUSART SPI Secondary Timing, Voltage Scaling = VSCALE0

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
SCLK high time[1] [2]	t_{SCLK_HI}		100	—	—	ns
SCLK low time[1] [2]	t_{SCLK_LO}		100	—	—	ns
CS active to MISO[1] [2]	$t_{CS\_ACT\_MI}$		8	—	105	ns
CS disable to MISO[1] [2]	$t_{CS\_DIS\_MI}$		7.5	—	70.5	ns
MOSI setup time[1] [2]	t_{SU_MO}		9.5	—	—	ns
MOSI hold time[1] [2]	t_{H_MO}		35	—	—	ns
SCLK to MISO[1] [2]	t_{SCLK_MI}	IOVDD = 1.8 V	11.5	—	89.5	ns
		IOVDD = 3.3 V	11.5	—	81	ns

Note:
1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).
2. Measurement done with 15 pF output loading at 10% and 90% of V_{DD} (figure shows 50% of V_{DD}).

4.22 I2C Electrical Specifications

4.22.1 I2C Standard-mode (Sm)

CLHR set to 0 in the I2Cn_CTRL register.

Table 4.35. I2C Standard-mode (Sm)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
SCL clock frequency[1]	f_{SCL}		0	—	100	kHz
SCL clock low time	t_{LOW}		4.7	—	—	µs
SCL clock high time	t_{HIGH}		4	—	—	µs
SDA set-up time	t_{SU_DAT}		250	—	—	ns
SDA hold time	t_{HD_DAT}		0	—	—	ns
Repeated START condition set-up time	t_{SU_STA}		4.7	—	—	µs
Repeated START condition hold time	t_{HD_STA}		4.0	—	—	µs
STOP condition set-up time	t_{SU_STO}		4.0	—	—	µs
Bus free time between a STOP and START condition	t_{BUF}		4.7	—	—	µs

Note:

1. The maximum SCL clock frequency listed is assuming that an arbitrary clock frequency is available. The maximum attainable SCL clock frequency may be slightly less using the HFXO or HFRCO due to the limited frequencies available. The CLKDIV should be set to a value that keeps the SCL clock frequency below the max value listed.

4.22.2 I2C Fast-mode (Fm)

CLHR set to 1 in the I2Cn_CTRL register.

Table 4.36. I2C Fast-mode (Fm)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
SCL clock frequency[1]	f_{SCL}		0	—	400	kHz
SCL clock low time	t_{LOW}		1.3	—	—	µs
SCL clock high time	t_{HIGH}		0.6	—	—	µs
SDA set-up time	t_{SU_DAT}		100	—	—	ns
SDA hold time	t_{HD_DAT}		0	—	—	ns
Repeated START condition set-up time	t_{SU_STA}		0.6	—	—	µs
Repeated START condition hold time	t_{HD_STA}		0.6	—	—	µs
STOP condition set-up time	t_{SU_STO}		0.6	—	—	µs
Bus free time between a STOP and START condition	t_{BUF}		1.3	—	—	µs

Note:
1. The maximum SCL clock frequency listed is assuming that an arbitrary clock frequency is available. The maximum attainable SCL clock frequency may be slightly less using the HFXO or HFRCO due to the limited frequencies available. The CLKDIV should be set to a value that keeps the SCL clock frequency below the max value listed.

4.22.3 I2C Fast-mode Plus (Fm+)

CLHR set to 1 in the I2Cn_CTRL register.

Table 4.37. I2C Fast-mode Plus (Fm+)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
SCL clock frequency[1]	f_{SCL}		0	—	1000	kHz
SCL clock low time	t_{LOW}		0.5	—	—	µs
SCL clock high time	t_{HIGH}		0.26	—	—	µs
SDA set-up time	t_{SU_DAT}		50	—	—	ns
SDA hold time	t_{HD_DAT}		0	—	—	ns
Repeated START condition set-up time	t_{SU_STA}		0.26	—	—	µs
Repeated START condition hold time	t_{HD_STA}		0.26	—	—	µs
STOP condition set-up time	t_{SU_STO}		0.26	—	—	µs
Bus free time between a STOP and START condition	t_{BUF}		0.5	—	—	µs

Note:
1. The maximum SCL clock frequency listed is assuming that an arbitrary clock frequency is available. The maximum attainable SCL clock frequency may be slightly less using the HFXO or HFRCO due to the limited frequencies available. The CLKDIV should be set to a value that keeps the SCL clock frequency below the max value listed.

4.23 Boot Timing

Secure boot impacts the recovery time from all sources of device reset. In addition to the root code authentication process, which cannot be disabled or bypassed, the root code can authenticate a bootloader, and the bootloader can authenticate the application. In projects that include only an application and no bootloader, the root code can authenticate the application directly. The duration of each authentication operation depends on two factors: the computation of the associated image hash, which is proportional to the size of the image, and the verification of the image signature, which is independent of image size.

The duration for the root code to authenticate the bootloader will depend on the SE firmware version as well as on the size of the bootloader.

The duration for the bootloader to authenticate the application can depend on the size of the application.

The configurations below assume that the associated bootloader and application code images do not contain a bootloader certificate or an application certificate. Authenticating a bootloader certificate or an application certificate will extend the boot time by an additional 6 to 7 ms.

The table below provides the durations from the termination of reset until the completion of the secure boot process (start of main() function in the application image) under various conditions.

Conditions:
- SE firmware version 2.2.1
- Gecko Bootloader size 10.4 KB

Timing is expected to be similar for subsequent SE firmware versions. Refer to SE firmware release notes for any significant changes.

Table 4.38. Boot Timing

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Boot time	t_{BOOT}	Secure boot application check disabled, no bootloader	—	28.7	—	ms
		Secure boot application check disabled, second stage bootloader check enabled[1], 50 kB application size	—	37.4	—	ms
		Secure boot application check enabled, second stage bootloader check enabled[1], 50 kB application size	—	48.0	—	ms
		Secure boot application check enabled, second stage bootloader check enabled[1], 150 kB application size	—	50.7	—	ms
		Secure boot application check enabled, second stage bootloader check enabled[1], 350 kB application size	—	56.1	—	ms

Note:
1. Timing is measured with the specified bootloader size. Actual bootloader size will impact the boot timing slightly, with a similar µs / kB ratio as application size.

4.24 Crypto Operation Timing for SE Manager API

Values in this table represent timing from SE Manager API call to return. The Cortex-M33 HCLK frequency is 39.0 MHz. The timing specifications below are measured at the SE Manager function call API. Each duration in the table contains some portion that is influenced by SE Manager build compilation and Cortex-M33 operating frequency and some portion that is influenced by the Hardware Secure Engine's firmware version and its operating speed (typically 80 MHz). The contributions of the Cortex-M33 properties to the overall specification timing are most pronounced for the shorter operations such as AES and hash when operating on small payloads. The overhead of command processing at the mailbox interface can also dominate the timing for shorter operations.

Conditions:
- SE firmware version 2.2.1
- GSDK version 3.2

Timing is expected to be similar for subsequent SE firmware versions. Refer to SE firmware release notes for any significant changes.

Table 4.39. Crypto Operation Timing for SE Manager API

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
AES-128 timing	t_{AES128}	AES-128 CCM encryption, PT 1 kB	—	575	—	µs
		AES-128 CCM encryption, PT 32 kB	—	1756	—	µs
		AES-128 CTR encryption, PT 1 kB	—	480	—	µs
		AES-128 CTR encryption, PT 32 kB	—	1048	—	µs
		AES-128 GCM encryption, PT 1 kB	—	527	—	µs
		AES-128 GCM encryption, PT 32 kB	—	1094	—	µs
AES-256 timing	t_{AES256}	AES-256 CCM encryption, PT 1 kB	—	588	—	µs
		AES-256 CCM encryption, PT 32 kB	—	2179	—	µs
		AES-256 CTR encryption, PT 1 kB	—	486	—	µs
		AES-256 CTR encryption, PT 32 kB	—	1260	—	µs
		AES-256 GCM encryption, PT 1 kB	—	534	—	µs
		AES-256 GCM encryption, PT 32 kB	—	1305	—	µs
ECC P-256 timing	t_{ECC_P256}	ECC key generation, P-256	—	5.6	—	ms
		ECC signing, P-256	—	5.9	—	ms
		ECC verification, P-256	—	6.2	—	ms
ECC P-521 timing[1]	t_{ECC_P521}	ECC key generation, P-521	—	30.5	—	ms
		ECC signing, P-521	—	31	—	ms
		ECC verification, P-521	—	36.5	—	ms
ECC P-25519 timing	t_{ECC_P25519}	ECC key generation, P-25519	—	4.5	—	ms
		ECC signing, P-25519	—	8.9	—	ms
		ECC verification, P-25519	—	6.2	—	ms
ECDH compute secret timing	t_{ECDH}	ECDH compute secret, P-521[1]	—	30.4	—	ms
		ECDH compute secret, P-25519	—	4.5	—	ms
		ECDH compute secret, P-256	—	5.7	—	ms

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
ECJPAKE client timing	$t_{ECJPAKE\_C}$	ECJPAKE client write round one	—	21.6	—	ms
		ECJPAKE client read round one	—	11.8	—	ms
		ECJPAKE client write round two	—	15.2	—	ms
		ECJPAKE client read round two	—	6.4	—	ms
		ECJPAKE client derive secret	—	8.8	—	ms
ECJPAKE server timing	$t_{ECJPAKE\_S}$	ECJPAKE server write round one	—	21.5	—	ms
		ECJPAKE server read round one	—	11.7	—	ms
		ECJPAKE server write round two	—	15.3	—	ms
		ECJPAKE server read round two	—	6.4	—	ms
		ECJPAKE server derive secret	—	8.8	—	ms
POLY-1305 timing[1]	$t_{POLY1305}$	POLY-1305, PT 1 kB	—	519	—	µs
		POLY-1305, PT 32 kB	—	1184	—	µs
SHA-256 timing	t_{SHA256}	SHA-256, PT 1 kB	—	308	—	µs
		SHA-256, PT 32 kB	—	734	—	µs
SHA-512 timing[1]	t_{SHA512}	SHA-512, PT 1 kB	—	305	—	µs
		SHA-512, PT 32 kB	—	622	—	µs

Note:
1. Option is only available on OPNs with Secure Vault High feature set.

4.25 Crypto Operation Average Current for SE Manager API

Values in this table represent current consumed by security core during the operation, and represent additions to the current consumed by the Cortex-M33 application CPU due to the Hardware Secure Engine CPU and its associated crypto accelerators. The current measurements below represent the average value of the current for the duration of the crypto operation. Instantaneous peak currents may be higher.

Conditions:
• SE firmware version 2.2.1
• GSDK version 3.2

Current consumption is expected to be similar for subsequent SE firmware versions. Refer to SE firmware release notes for any significant changes.

Table 4.40. Crypto Operation Average Current for SE Manager API

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
AES-128 current	I_{AES128}	AES-128 CCM encryption, PT 1 kB	—	1.1	—	mA
		AES-128 CCM encryption, PT 32 kB	—	3.8	—	mA
		AES-128 CTR encryption, PT 1 kB	—	2.0	—	mA
		AES-128 CTR encryption, PT 32 kB	—	3.7	—	mA
		AES-128 GCM encryption, PT 1 kB	—	1.0	—	mA
		AES-128 GCM encryption, PT 32 kB	—	3.7	—	mA
AES-256 current	I_{AES256}	AES-256 CCM encryption, PT 1 kB	—	1.2	—	mA
		AES-256 CCM encryption, PT 32 kB	—	3.9	—	mA
		AES-256 CTR encryption, PT 1 kB	—	1.0	—	mA
		AES-256 CTR encryption, PT 32 kB	—	3.8	—	mA
		AES-256 GCM encryption, PT 1 kB	—	1.0	—	mA
		AES-256 GCM encryption, PT 32 kB	—	3.9	—	mA
ECC P-256 current	$I_{ECCP256}$	ECC key generation, P-256	—	1.8	—	mA
		ECC signing, P-256	—	1.8	—	mA
		ECC verification, P-256	—	1.9	—	mA
ECC P-521 current[1]	$I_{ECCP521}$	ECC key generation, P-521	—	2.0	—	mA
		ECC signing, P-521	—	2.0	—	mA
		ECC verification, P-521	—	2.0	—	mA
ECC P-25519 current	$I_{ECCP25519}$	ECC key generation, P-25519	—	1.8	—	mA
		ECC signing, P-25519	—	1.8	—	mA
		ECC verification, P-25519	—	1.8	—	mA
ECDH compute secret current	I_{ECDH}	ECDH compute secret, P-521[1]	—	2.0	—	mA
		ECDH compute secret, P-25519	—	1.7	—	mA
		ECDH compute secret, P-256	—	1.8	—	mA

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
ECJPAKE client current	$I_{ECJPAKE\_C}$	ECJPAKE client write round one	—	1.9	—	mA
		ECJPAKE client read round one	—	1.9	—	mA
		ECJPAKE client write round two	—	1.9	—	mA
		ECJPAKE client read round two	—	1.9	—	mA
		ECJPAKE client derive secret	—	1.9	—	mA
ECJPAKE server current	$I_{ECJPAKE\_S}$	ECJPAKE server write round one	—	1.9	—	mA
		ECJPAKE server read round one	—	1.9	—	mA
		ECJPAKE server write round two	—	1.9	—	mA
		ECJPAKE server read round two	—	1.9	—	mA
		ECJPAKE server derive secret	—	1.9	—	mA
POLY-1305 current[1]	$I_{POLY1305}$	POLY-1305, PT 1 kB	—	0.8	—	mA
		POLY-1305, PT 32 kB	—	1.7	—	mA
SHA-256 current	I_{SHA256}	SHA-256, PT 1 kB	—	0.9	—	mA
		SHA-256, PT 32 kB	—	2.5	—	mA
SHA-512 current[1]	I_{SHA512}	SHA-512, PT 1 kB	—	0.9	—	mA
		SHA-512, PT 32 kB	—	2.1	—	mA

Note:
1. Option is only available on OPNs with Secure Vault High feature set.

4.26 Matrix Vector Processor

All measurements are in comparison to EM1 baseline current at given VSCALE and Clock settings. Matrix dimensions are X = 24 x 32, Y = 32 x 24 and Z = 24 x 24.

Table 4.41. Matrix Vector Processor

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
MVP Enable Current	I_{EN}	VSCALE1, HFXO @ 39 MHz	—	16.7	—	µA
		VSCALE2, HFRCO w/ DPLL @ 78 MHz	—	41.6	—	µA
Matrix Multiplication Duration using MVP Hardware	$T_{MVP\_MULTIPLY}$	16-bit complex numbers, fully banked memory, VSCALE1, HFXO @ 39 MHz	—	503.9	—	µs
		16-bit complex numbers, fully banked memory, VSCALE2, HFRCO w/ DPLL @ 78 MHz	—	252.0	—	µs
		16-bit complex numbers, inter-leaved memory, VSCALE1, HFXO @ 39 MHz	—	596.4	—	µs
		16-bit complex numbers, inter-leaved memory, VSCALE2, HFRCO w/ DPLL @ 78 MHz	—	298.2	—	µs
Matrix Multiplication Duration using Software	$T_{SW\_MULTIPLY}$	16-bit complex numbers, inter-leaved memory, VSCALE1, HFXO @ 39 MHz	—	41.0	—	ms
		16-bit complex numbers, inter-leaved memory, VSCALE2, HFRCO w/ DPLL @ 78 MHz	—	20.5	—	ms
		32-bit complex numbers, inter-leaved memory, VSCALE1, HFXO @ 39 MHz	—	19.3	—	ms
		32-bit complex numbers, inter-leaved memory, VSCALE2, HFRCO w/ DPLL @ 78 MHz	—	9.6	—	ms
Matrix Multiplication Current using MVP Hardware	$I_{MVP\_MULTIPLY}$	16-bit complex numbers, fully banked memory, VSCALE1, HFXO @ 39 MHz	—	60.9	—	µA/MHz
		16-bit complex numbers, fully banked memory, VSCALE2, HFRCO w/ DPLL @ 78 MHz	—	61.6	—	µA/MHz
		16-bit complex numbers, inter-leaved memory, VSCALE1, HFXO @ 39 MHz	—	50.8	—	µA/MHz
		16-bit complex numbers, inter-leaved memory, VSCALE2, HFRCO w/ DPLL @ 78 MHz	—	50.9	—	µA/MHz

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Matrix Multiplication Current using Software	$I_{SW\_MULTIPLY}$	16-bit complex numbers, inter-leaved memory, VSCALE1, HFXO @ 39 MHz	—	42.2	—	µA/MHz
		16-bit complex numbers, inter-leaved memory, VSCALE2, HFRCO w/ DPLL @ 78 MHz	—	44.3	—	µA/MHz
		32-bit complex numbers, inter-leaved memory, VSCALE1, HFXO @ 39 MHz	—	32.5	—	µA/MHz
		32-bit complex numbers, inter-leaved memory, VSCALE2, HFRCO w/ DPLL @ 78 MHz	—	34.1	—	µA/MHz

4.27 Typical Performance Curves

Typical performance curves indicate typical characterized performance under the stated conditions.

4.27.1 Supply Current

Figure 4.7. EM0 and EM1 Typical Supply Current vs. Temperature

Figure 4.8. EM2 and EM4 Typical Supply Current vs. Temperature

4.27.2 DC-DC Converter

Performance characterized with Samsung CIG22H2R2MNE (L_{DCDC} = 2.2 uH) and Samsung CL10B475KQ8NQNC (C_{DCDC} = 4.7 uF)

Efficiency vs. Load Current, 25 degC, EM0 mode w/ IPKVAL set to 150 mA

Efficiency vs. Load Current, 25 degC, EM2 mode w/ IPKVAL set to 90 mA

Figure 4.9. DC-DC Efficiency

4.27.3 IADC

Typical performance is shown across diffefrent oversampling ratio (OSR) settings with the maximum speed ADC clock. The ADC clock speed is 10 MHz for Normal mode, 20 MHz for High Speed mode, and 5 MHz for High Accuracy mode.

Figure 4.10. Typical ENOB vs. Oversampling Ratio

4.27.4 GPIO

Figure 4.11. VOH and VOL vs. Load Current

5. Typical Connection Diagrams

5.1 Power

Typical power supply connections are shown in the following figures.

Figure 5.1. EFM32PG28 Typical Application Circuit: Direct Supply Configuration without DCDC

Figure 5.2. EFM32PG28 Typical Application Circuit: DCDC Configuration

5.2 Other Connections

Other components or connections may be required to meet the system-level requirements. Application Note AN0002.2: "EFM32 and EFR32 Wireless Gecko Series 2 Hardware Design Considerations" contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs website (www.silabs.com/32bit-appnotes).

6. Pin Definitions

6.1 QFN68 Device Pinout

Figure 6.1. QFN68 Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see 6.2 Alternate Function Table, 6.3 Analog Peripheral Connectivity, and 6.4 Digital Peripheral Connectivity.

Table 6.1. QFN68 Device Pinout

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PD04	1	GPIO	PD03	2	GPIO
PD02	3	GPIO	PD01	4	GPIO
PD00	5	GPIO	PC00	6	GPIO
PC01	7	GPIO	PC02	8	GPIO
IOVDD	9	IO VDD supply pin	PC03	10	GPIO

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
PC04	11	GPIO	PC05	12	GPIO
PC06	13	GPIO	PC07	14	GPIO
PC08	15	GPIO	PC09	16	GPIO
PC10	17	GPIO	PC11	18	GPIO
HFXTAL_I	19	High Frequency XTAL input pin	HFXTAL_O	20	High Frequency XTAL output pin
RESETn	21	Reset pin (active low)	DVDD	22	Digital VDD supply pin
PB07	23	GPIO	PB06	24	GPIO
PB05	25	GPIO	PB04	26	GPIO
PB03	27	GPIO	PB02	28	GPIO
PB01	29	GPIO	PB00	30	GPIO
VREFN	31	VREF Negative input	AIN1	32	ADC input 1
AIN0	33	ADC input 0	VREFP	34	VREF Positive Input
PA00	35	GPIO	IOVDD	36	IO VDD supply pin
PA01	37	GPIO	PA02	38	GPIO
PA03	39	GPIO	PA04	40	GPIO
PA05	41	GPIO	PA06	42	GPIO
PA07	43	GPIO	PA08	44	GPIO
PA09	45	GPIO	PA10	46	GPIO
PA11	47	GPIO	PA12	48	GPIO
PA13	49	GPIO	PA14	50	GPIO
DECOUPLE	51	Decoupling Capacitor pin	VREGSW	52	DCDC output (Inductor) pin
VREGVDD	53	DCDC input supply pin	VREGVSS	54	DCDC ground pin
DVDD	55	Digital VDD supply pin	AVDD	56	Analog VDD supply pin
IOVDD	57	IO VDD supply pin	PD15	58	GPIO
PD14	59	GPIO	PD13	60	GPIO
PD12	61	GPIO	PD11	62	GPIO
PD10	63	GPIO	PD09	64	GPIO
PD08	65	GPIO	PD07	66	GPIO
PD06	67	GPIO	PD05	68	GPIO

6.2 Alternate Function Table

A wide selection of alternate functionality is available for multiplexing to various pins. The following table shows GPIO pins with support for dedicated functions.

Table 6.2. GPIO Alternate Function Table

GPIO	Alternate Functions
PA00	LCD.SEG8
PA01	GPIO.SWCLK
	LCD.SEG9
PA02	GPIO.SWDIO
PA03	GPIO.SWV
	GPIO.TDO
	GPIO.TRACEDATA0
	LESENSE.EN_0
PA04	GPIO.TDI
	GPIO.TRACECLK
	LCD.SEG10
	LESENSE.EN_1
PA05	GPIO.TRACEDATA1
	GPIO.EM4WU0
	LCD.SEG11
	LESENSE.EN_2
PA06	GPIO.TRACEDATA2
	LCD.LCD_CP
PA07	GPIO.TRACEDATA3
	LCD.SEG12
PA08	LCD.SEG13
PA09	LCD.SEG20
PA10	LCD.SEG21
PA11	LCD.SEG22
PA12	LCD.SEG23
PA13	LCD.COM4
	LCD.SEG24
PA14	LCD.COM5
	LCD.SEG25
PB00	LCD.SEG14
	VDAC0.CH0_MAIN_OUT

GPIO	Alternate Functions
PB01	GPIO.EM4WU3
	LCD.SEG15
	VDAC0.CH1_MAIN_OUT
PB02	LCD.SEG16
PB03	GPIO.EM4WU4
	LCD.SEG17
PB04	LCD.COM6
	LCD.SEG26
PB05	LCD.COM7
	LCD.SEG27
PC00	GPIO.EM4WU6
	LCD.SEG0
PC01	GPIO.EFP_TX_SDA
	LCD.SEG1
PC02	GPIO.EFP_TX_SCL
	LCD.SEG2
PC03	LCD.SEG3
PC04	LCD.SEG4
PC05	GPIO.EFP_INT
	GPIO.EM4WU7
	LCD.SEG5
PC06	LCD.SEG6
PC07	GPIO.EM4WU8
	LCD.SEG7
PC08	LCD.SEG18
PC09	LCD.SEG19
PC11	GPIO.THMSW_EN
	GPIO.THMSW_HALFSWITCH
PD00	LFXO.LFXTAL_O
PD01	LFXO.LFXTAL_I
	LFXO.LF_EXTCLK
PD02	GPIO.EM4WU9
	LCD.COM0
PD03	LCD.COM1
PD04	LCD.COM2
PD05	GPIO.EM4WU10
	LCD.COM3

6.3 Analog Peripheral Connectivity

Many analog resources are routable and can be connected to numerous GPIO's. The table below indicates which peripherals are available on each GPIO port. When a differential connection is being used Positive inputs are restricted to the EVEN pins and Negative inputs are restricted to the ODD pins. When a single ended connection is being used positive input is available on all pins. See the device Reference Manual for more details on the ABUS and analog peripherals. Note that some functions may not be available on all device variants.

Table 6.3. ABUS Routing Table

Peripheral	Signal	PA		PB		PC		PD	
		EVEN	ODD	EVEN	ODD	EVEN	ODD	EVEN	ODD
ACMP0	ANA_NEG	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	ANA_POS	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
ACMP1	ANA_NEG	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	ANA_POS	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
IADC0	ANA_NEG	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	ANA_POS	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
VDAC0	CH0_ABUS_OUT	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	CH1_ABUS_OUT	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes

6.4 Digital Peripheral Connectivity

Many digital resources are routable and can be connected to numerous GPIO's. The table below indicates which peripherals are available on each GPIO port. Note that some functions may not be available on all device variants.

Table 6.4. DBUS Routing Table

Peripheral.Resource	PORT			
	PA	PB	PC	PD
ACMP0.DIGOUT	Available	Available	Available	Available
ACMP1.DIGOUT	Available	Available	Available	Available
CMU.CLKIN0			Available	Available
CMU.CLKOUT0			Available	Available
CMU.CLKOUT1			Available	Available
CMU.CLKOUT2	Available	Available		
EUSART0.CS	Available	Available		
EUSART0.CTS	Available	Available		
EUSART0.RTS	Available	Available		
EUSART0.RX	Available	Available		
EUSART0.SCLK	Available	Available		
EUSART0.TX	Available	Available		
EUSART1.CS	Available	Available	Available	Available
EUSART1.CTS	Available	Available	Available	Available
EUSART1.RTS	Available	Available	Available	Available
EUSART1.RX	Available	Available	Available	Available
EUSART1.SCLK	Available	Available	Available	Available
EUSART1.TX	Available	Available	Available	Available
EUSART2.CS			Available	Available
EUSART2.CTS			Available	Available
EUSART2.RTS			Available	Available
EUSART2.RX			Available	Available
EUSART2.SCLK			Available	Available
EUSART2.TX			Available	Available
I2C0.SCL	Available	Available	Available	Available
I2C0.SDA	Available	Available	Available	Available
I2C1.SCL			Available	Available
I2C1.SDA			Available	Available
KEYSCAN.COL_OUT_0	Available	Available	Available	Available
KEYSCAN.COL_OUT_1	Available	Available	Available	Available
KEYSCAN.COL_OUT_2	Available	Available	Available	Available

Peripheral.Resource	PORT			
	PA	PB	PC	PD
KEYSCAN.COL_OUT_3	Available	Available	Available	Available
KEYSCAN.COL_OUT_4	Available	Available	Available	Available
KEYSCAN.COL_OUT_5	Available	Available	Available	Available
KEYSCAN.COL_OUT_6	Available	Available	Available	Available
KEYSCAN.COL_OUT_7	Available	Available	Available	Available
KEYSCAN.ROW_SENSE_0	Available	Available		
KEYSCAN.ROW_SENSE_1	Available	Available		
KEYSCAN.ROW_SENSE_2	Available	Available		
KEYSCAN.ROW_SENSE_3	Available	Available		
KEYSCAN.ROW_SENSE_4	Available	Available		
KEYSCAN.ROW_SENSE_5	Available	Available		
LESENSE.CH0OUT	Available	Available		
LESENSE.CH1OUT	Available	Available		
LESENSE.CH2OUT	Available	Available		
LESENSE.CH3OUT	Available	Available		
LESENSE.CH4OUT	Available	Available		
LESENSE.CH5OUT	Available	Available		
LESENSE.CH6OUT	Available	Available		
LESENSE.CH7OUT	Available	Available		
LESENSE.CH8OUT	Available	Available		
LESENSE.CH9OUT	Available	Available		
LESENSE.CH10OUT	Available	Available		
LESENSE.CH11OUT	Available	Available		
LESENSE.CH12OUT	Available	Available		
LESENSE.CH13OUT	Available	Available		
LESENSE.CH14OUT	Available	Available		
LESENSE.CH15OUT	Available	Available		
LETIMER0.OUT0	Available	Available		
LETIMER0.OUT1	Available	Available		
PCNT0.S0IN	Available	Available		
PCNT0.S1IN	Available	Available		
PRS.ASYNCH0	Available	Available		
PRS.ASYNCH1	Available	Available		
PRS.ASYNCH2	Available	Available		
PRS.ASYNCH3	Available	Available		
PRS.ASYNCH4	Available	Available		

Peripheral.Resource	PORT			
	PA	PB	PC	PD
PRS.ASYNCH5	Available	Available		
PRS.ASYNCH6			Available	Available
PRS.ASYNCH7			Available	Available
PRS.ASYNCH8			Available	Available
PRS.ASYNCH9			Available	Available
PRS.ASYNCH10			Available	Available
PRS.ASYNCH11			Available	Available
PRS.SYNCH0	Available	Available	Available	Available
PRS.SYNCH1	Available	Available	Available	Available
PRS.SYNCH2	Available	Available	Available	Available
PRS.SYNCH3	Available	Available	Available	Available
TIMER0.CC0	Available	Available	Available	Available
TIMER0.CC1	Available	Available	Available	Available
TIMER0.CC2	Available	Available	Available	Available
TIMER0.CDTI0	Available	Available	Available	Available
TIMER0.CDTI1	Available	Available	Available	Available
TIMER0.CDTI2	Available	Available	Available	Available
TIMER1.CC0	Available	Available	Available	Available
TIMER1.CC1	Available	Available	Available	Available
TIMER1.CC2	Available	Available	Available	Available
TIMER1.CDTI0	Available	Available	Available	Available
TIMER1.CDTI1	Available	Available	Available	Available
TIMER1.CDTI2	Available	Available	Available	Available
TIMER2.CC0	Available	Available		
TIMER2.CC1	Available	Available		
TIMER2.CC2	Available	Available		
TIMER2.CDTI0	Available	Available		
TIMER2.CDTI1	Available	Available		
TIMER2.CDTI2	Available	Available		
TIMER3.CC0			Available	Available
TIMER3.CC1			Available	Available
TIMER3.CC2			Available	Available
TIMER3.CDTI0			Available	Available
TIMER3.CDTI1			Available	Available
TIMER3.CDTI2			Available	Available
TIMER4.CC0	Available	Available		

Peripheral.Resource	PORT			
	PA	PB	PC	PD
TIMER4.CC1	Available	Available		
TIMER4.CC2	Available	Available		
TIMER4.CDTI0	Available	Available		
TIMER4.CDTI1	Available	Available		
TIMER4.CDTI2	Available	Available		
USART0.CLK	Available	Available	Available	Available
USART0.CS	Available	Available	Available	Available
USART0.CTS	Available	Available	Available	Available
USART0.RTS	Available	Available	Available	Available
USART0.RX	Available	Available	Available	Available
USART0.TX	Available	Available	Available	Available

7. QFN68 Package Specifications

7.1 QFN68 Package Dimensions

Figure 7.1. QFN68 Package Drawing

Table 7.1. QFN68 Package Dimensions

Dimension	Min	Typ	Max
A	0.80	0.85	0.90
A1	0.00	0.035	0.05
A2	—	0.65	—
A3	0.203 REF		
b	0.13	0.19	0.25
b1	0.075	0.125	0.175
D	8.00 BSC		
E	8.00 BSC		
e	0.40 BSC		
J	5.40	5.50	5.60
K	5.40	5.50	5.60
L	0.30	0.40	0.50
R	2.20	2.30	2.40
aaa	—	0.10	—
bbb	—	0.10	—
ccc	—	0.08	—
ddd	—	0.10	—
eee	—	0.10	—

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

7.2 QFN68 PCB Land Pattern

Figure 7.2. QFN68 PCB Land Pattern Drawing

Table 7.2. QFN68 PCB Land Pattern Dimensions

Dimension	Typ
S	7.05
S1	7.05
e	0.40
W	0.20
L	0.85
W1	5.60
L1	5.60

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
3. This Land Pattern Design is based on IPC-SM-782 guidelines.
4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05mm.
5. All pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.
6. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
7. The stencil thickness should be 0.102 mm (4 mils).
8. The ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads.
9. A 3x3 array of 1.31 mm square openings on a 1.80 mm pitch should be used for the center ground pad.
10. A No-Clean, Type-3 solder paste is recommended.
11. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.
12. *Above notes and stencil design are shared as recommendations only. A customer or user may find it necessary to use different parameters and fine tune their SMT process as required for their application and tooling.*

7.3 QFN68 Package Marking

Figure 7.3. QFN68 Package Marking

The package marking consists of:
- FFFF – The product family codes.
     1. Family Code (P)
     2. G (Gecko)
     3. Series (2)
     4. Device Configuration (8)
- PPP – The product option codes.
   - 1. Feature Code [f1]
     - 3 = IADC supports Normal, High Speed, and High Accuracy modes
     - 2 = IADC supports Normal mode
   - 2. Feature Code [f2]
     - 1 = Matrix Vector Processor (MVP) Included
     - 0 = No MVP Included
   - 3. Flash (J = 1024k, H = 512k)
- YY – The last 2 digits of the assembly year.
- WW – The 2-digit workweek when the device was assembled.
- TTTTTT – A trace or manufacturing code. The first letter is the device revision.
- CC – Country of Origin (2-digit ISO 3166).

8. Revision History

Revision 1.0

August, 2023

- Electrical specification tables updated with final test limits.
- Transitioned to new block diagram format and color scheme.

Revision 0.5

July, 2023

- Electrical specification tables updated with latest characterization data.
- Updated 4.27 Typical Performance Curves with final characterization results.

Revision 0.2

March, 2023

- Electrical specification tables updated with latest characterization data.
- Corrected VDAC signal names in Table 6.2 GPIO Alternate Function Table on page 80 and Table 6.3 ABUS Routing Table on page 82.
- Removed hidden and unavailable signals from Table 6.4 DBUS Routing Table on page 83.

Revision 0.1

November, 2022

Initial release.

Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!

IoT Portfolio
www.silabs.com/IoT

SW/HW
www.silabs.com/simplicity

Quality
www.silabs.com/quality

Support & Community
www.silabs.com/community

Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701
USA

SILICON LABS

www.silabs.com